Quasi delay-insensitive high speed two-phase protocol asynchronous wrapper for network on chips

Authors:
Xu-Guang Guan;Xing-Yuan Tong;Yin-Tang Yang
Affiliations:
Institute of Microelectronics, Xidian University, Xi'an, China;Institute of Microelectronics, Xidian University, Xi'an, China;Institute of Microelectronics, Xidian University, Xi'an, China
Venue:
Journal of Computer Science and Technology
Year:
2010

Citing 13
Cited 0

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
Is It Time for Clockless Chips?

Computer
Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
Two efficient synchronous ↔ asynchronous converters well-suited for networks-on-chip in GALS architectures

Integration, the VLSI Journal
A Survey and Taxonomy of GALS Design Styles

IEEE Design & Test
Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook

IEEE Design & Test
Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro
Multisynchronous and Fully Asynchronous NoCs for GALS Architectures

IEEE Design & Test
Two-phase synchronization with sub-cycle latency

Integration, the VLSI Journal
Design and Implementation of a GALS Adapter for ANoC Based Architectures

ASYNC '09 Proceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009)

Quantified Score

Hi-index	0.00

Visualization

Abstract

For the purpose of solving the shortcomings of low speed and high power consumption of asynchronous wrapper in conventional network on chips, this paper proposes a quasi delay-insensitive high-speed two-phase operation mode asynchronous wrapper. The metastable state in sampling data procedure can be avoided by detecting the write/read signal, which can be used to stop the clock. Empty/full level of the registers can be determined by detecting the pulse signal of the two-phase asynchronous register, and then control the wrapper to sample input/output data. Sender wrapper and receiver wrapper consist of C elements and threshold gates, which ensure the quasi delay-insensitive characteristics and enhance the robustness. Simulations under different technology corners are implemented based on SMIC 0.18 µm standard CMOS. Sender wrapper and receiver wrapper allow synchronous modules to work at the speed of 3.08 GHz and 2.98 GHz respectively with average dynamic power consumption of 1.727mW and 1.779mW. Its advantages of high-throughput, low-power, scalability and robustness make it a viable option for high-speed low-power interconnection of network-on-chip.