Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach

Authors:
Luciano Ost;Marcelo Mandelli;Gabriel Marchesan Almeida;Leandro Moller;Leandro Soares Indrusiak;Gilles Sassatelli;Pascal Benoit;Manfred Glesner;Michel Robert;Fernando Moraes
Affiliations:
LIRMM, CNRS, University of Montpellier II, France;PUCRS, Brazil;ITIV, KIT, Karlsruhe, Germany;Darmstadt University of Technology, Darmstadt, Germany;University of York, York, U.K;LIRMM, CNRS, University of Montpellier II, France;LIRMM, CNRS, University of Montpellier II, France;Darmstadt University of Technology, Darmstadt, Germany;LIRMM, CNRS, University of Montpellier II, France;PUCRS, Brazil
Venue:
ACM Transactions on Embedded Computing Systems (TECS)
Year:
2013

Citing 28
Cited 0

Analysis of power consumption on switch fabrics in network routers

Proceedings of the 39th annual Design Automation Conference
Actor-oriented models for codesign: balancing re-use and performance

Formal methods and models for system design
Design space exploration and prototyping for on-chip multimedia applications

Proceedings of the 43rd annual Design Automation Conference
UML-based multiprocessor SoC design framework

ACM Transactions on Embedded Computing Systems (TECS)
Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns

Proceedings of the conference on Design, automation and test in Europe
Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Model-based Programming Environment of Embedded Software for MPSoC

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
A contextual resources use: a proof of concept through the APACHES' platform

DDECS '06 Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems
Calibration of abstract performance models for system-level design space exploration

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
ADAM: run-time agent-based distributed application mapping for on-chip communication

Proceedings of the 45th annual Design Automation Conference
Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)

Proceedings of the conference on Design, automation and test in Europe
User-aware dynamic task allocation in networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
A high abstraction, high accuracy power estimation model for networks-on-chip

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications

Journal of Signal Processing Systems
A high level power model for Network-on-Chip (NoC) router

Computers and Electrical Engineering
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Random-Walk-Based Dynamic Tree Evolution Algorithm with Exponential Speed of Convergence to Optimality on Regular Networks

FCST '09 Proceedings of the 2009 Fourth International Conference on Frontier of Computer Science and Technology
Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs

SOC'09 Proceedings of the 11th international conference on System-on-chip
Characterising embedded applications using a UML profile

SOC'09 Proceedings of the 11th international conference on System-on-chip
Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms

Journal of Systems Architecture: the EUROMICRO Journal
Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Heterogeneous vs homogeneous MPSoC approaches for a mobile LTE modem

Proceedings of the Conference on Design, Automation and Test in Europe
Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems

Proceedings of the Conference on Design, Automation and Test in Europe
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Proceedings of the Conference on Design, Automation and Test in Europe
Exploring NoC-Based MPSoC Design Space with Power Estimation Models

IEEE Design & Test
Dynamic decentralized mapping of tree-structured applications on NoC architectures

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Multi-task dynamic mapping onto NoC-based MPSoCs

Proceedings of the 24th symposium on Integrated circuits and systems design
Energy- and performance-aware mapping for regular NoC architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The mapping of tasks to processing elements of an MPSoC has critical impact on system performance and energy consumption. To cope with complex dynamic behavior of applications, it is common to perform task mapping during runtime so that the utilization of processors and interconnect can be taken into account when deciding the allocation of each task. This paper has two major contributions, one of them targeting the general problem of evaluating dynamic mapping heuristics in NoC-based MPSoCs, and another focusing on the specific problem of finding a task mapping that optimizes energy consumption in those architectures.