Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip

Authors:
Chen-Ling Chou;Radu Marculescu
Affiliations:
Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA;Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 22
Cited 6

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

IEEE Transactions on Computers
A two-dimensional buddy systems for dynamic resource allocation in a partitionable mesh connected system

Journal of Parallel and Distributed Computing
An approach to incremental design of distributed embedded systems

Proceedings of the 38th annual Design Automation Conference
Analysis of power consumption on switch fabrics in network routers

Proceedings of the 39th annual Design Automation Conference
Non-contiguous processor allocation algorithms for distributed memory multicomputers

Proceedings of the 1994 ACM/IEEE conference on Supercomputing
Networks on Chip: A New Paradigm for Systems on Chip Design

Proceedings of the conference on Design, automation and test in Europe
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Operating-system controlled network on chip

Proceedings of the 41st annual Design Automation Conference
A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Application-specific buffer space allocation for networks-on-chip router design

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Online resource management in a multiprocessor with a network-on-chip

Proceedings of the 2007 ACM symposium on Applied computing
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
The kill rule for multicore

Proceedings of the 44th annual Design Automation Conference
On-Chip Interconnection Architecture of the Tile Processor

IEEE Micro
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
User-aware dynamic task allocation in networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
Context-Aware Computing Applications

WMCSA '94 Proceedings of the 1994 First Workshop on Mobile Computing Systems and Applications
A study of cross-validation and bootstrap for accuracy estimation and model selection

IJCAI'95 Proceedings of the 14th international joint conference on Artificial intelligence - Volume 2
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Communication-aware processor allocation for supercomputers

WADS'05 Proceedings of the 9th international conference on Algorithms and Data Structures
Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Designing heterogeneous embedded network-on-chip platforms with users in mind

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Dynamic decentralized mapping of tree-structured applications on NoC architectures

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Proceedings of the 38th annual international symposium on Computer architecture
Power-aware run-time incremental mapping for 3-D networks-on-chip

NPC'11 Proceedings of the 8th IFIP international conference on Network and parallel computing
Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.03

Visualization

Abstract

In this paper, we propose a run-time strategy for allocating application tasks to embedded multiprocessor systems-on-chip platforms where communication happens via the network-on-chip approach. As a novel contribution, we incorporate the user behavior information in the resource allocation process; this allows the system to better respond to real-time changes and to adapt dynamically to different user needs. Several algorithms are proposed for solving the task allocation problem while minimizing the communication energy consumption and network contention. When the user behavior is taken into consideration, we observe more than 70% communication energy savings (with negligible energy and run-time overhead) compared to an arbitrary contiguous task allocation strategy.