Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization

Authors:
Luciano Ost;Sameer Varyani;Leandro Soares Indrusiak;Marcelo Mandelli;Gabriel Marchesan Almeida;Eduardo Wachter;Fernando Moraes;Gilles Sassatelli
Affiliations:
University of Montpellier II/LIRMM;University of Montpellier II/LIRMM;University of York;Pontifícia Universidade Católica do Rio Grande do Sul;Karlsruhe Institute of Technology;Pontifícia Universidade Católica do Rio Grande do Sul;Pontifícia Universidade Católica do Rio Grande do Sul;University of Montpellier
Venue:
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Year:
2012

Citing 13
Cited 0

The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
LLVA: A Low-level Virtual Instruction Set Architecture

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Network Interface Generation for MPSOC: From Communication Service Requirements to RTL Implementation

RSP '04 Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping
Low Cost Task Migration Initiation in a Heterogeneous MP-SoC

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
ADAM: run-time agent-based distributed application mapping for on-chip communication

Proceedings of the 45th annual Design Automation Conference
Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)

Proceedings of the conference on Design, automation and test in Europe
Novel task migration framework on configurable heterogeneous MPSoC platforms

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms

Journal of Systems Architecture: the EUROMICRO Journal
Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Evaluating the impact of task migration in multi-processor systems-on-chip

SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
Exploring NoC-Based MPSoC Design Space with Power Estimation Models

IEEE Design & Test
Multi-task dynamic mapping onto NoC-based MPSoCs

Proceedings of the 24th symposium on Integrated circuits and systems design
Modular Framework for Multi-level Multi-device MPSoC Simulation

IPDPSW '11 Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum

Quantified Score

Hi-index	0.00

Visualization

Abstract

This article explores the use of virtualization to enable mechanisms like task migration and dynamic mapping in heterogeneous MPSoCs, thereby targeting the design of systems capable of adapt their behavior to time-changing workloads. Because tasks may have to be mapped to target processors with different instruction set architectures, we propose the use of Low Level Virtual Machine (LLVM) to postcompile the tasks at runtime depending on their target processor. A novel dynamic mapping heuristic is also proposed, aiming to exploit the advantages of specialized processors while taking into account the overheads imposed by virtualization. Extensive experimental work at different levels of abstraction---FPGA prototype, RTL and system-level simulation---is presented to evaluate the proposed techniques.