Low Cost Task Migration Initiation in a Heterogeneous MP-SoC

Authors:
V. Nollet;P. Avasare;J-Y. Mignolet;D. Verkest
Affiliations:
IMEC, Leuven, Belgium;IMEC, Leuven, Belgium;IMEC, Leuven, Belgium;IMEC, Leuven, Belgium/ Vrije Universiteit Brussel and at Katholieke Universiteit Leuven
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2005

Citing 4
Cited 7

Compile/Run-Time Support for Thread Migration

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
An Approach to Heterogeneous Process State Capture/Recovery to Achieve Minimum Performance Overhead During Normal Execution

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Process Introspection: A Heterogeneous Checkpoint/Restart Mechanism Based on Automatic Code Modification

Process Introspection: A Heterogeneous Checkpoint/Restart Mechanism Based on Automatic Code Modification
Heterogeneous Process Migration: The Tui System

Heterogeneous Process Migration: The Tui System

Supporting task migration in multi-processor systems-on-chip: a feasibility study

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs

Proceedings of the 20th annual conference on Integrated circuits and systems design
Analyzing composability of applications on MPSoC platforms

Journal of Systems Architecture: the EUROMICRO Journal
A task remapping technique for reliable multi-core embedded systems

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Current Techniques and Future Trends in ES's Virtualization

Software—Practice & Experience
Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Fine-grained hardware/software methodology for process migration in MPSoCs

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Run-time task migration in a heterogeneous multiprocessor System-on-Chip (MP-SoC) is a challenge that requires cooperation between the task and the operating system. In task migration, minimization of the overhead during normal task execution (i.e when not migrating) and the minimization of the migration reaction time are important. We introduce a novel technique that reuses the processor's debug registers in order to minimize the overhead during normal execution. This paper explains our task migration proof-of-concept setup and compares it to the state-of-the art. By reusing existing hardware and software functionality our approach reduces the run time overhead.