Leakage power modeling and optimization in interconnection networks

Authors:
Xuning Chen;Li-Shiuan Peh
Affiliations:
Princeton University, Princeton, NJ;Princeton University, Princeton, NJ
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 8
Cited 71

Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
A static power model for architects

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
An adaptive low-power transmission scheme for on-chip networks

Proceedings of the 15th international symposium on System Synthesis
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference

PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks

ICS '03 Proceedings of the 17th annual international conference on Supercomputing
Power-driven Design of Router Microarchitectures in On-chip Networks

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Analytical models for leakage power estimation of memory array structures

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Power-aware communication optimization for networks-on-chips with voltage scalable links

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
High-level power analysis for on-chip networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Leakage-Aware Interconnect for On-Chip Network

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Software-Directed Disk Power Management for Scientific Applications

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
Quality-of-service and error control techniques for mesh-based network-on-chip architectures

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems

Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming
Replacing global wires with an on-chip network: a power analysis

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Compiler-directed proactive power management for networks

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Disk layout optimization for reducing energy consumption

Proceedings of the 19th annual international conference on Supercomputing
A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy Models

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Tile size selection for low-power tile-based architectures

Proceedings of the 3rd conference on Computing frontiers
NoCEE: energy macro-model extraction methodology for network on chip routers

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Compiler-directed voltage scaling on communication links for reducing power consumption

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs

Proceedings of the 43rd annual Design Automation Conference
Linear-programming-based techniques for synthesis of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Achieving structural and composable modeling of complex systems

International Journal of Parallel Programming - Special issue: The next generation software program
ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Express virtual channels: towards the ideal interconnection fabric

Proceedings of the 34th annual international symposium on Computer architecture
Profile-driven energy reduction in network-on-chips

Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation
A Power and Energy Exploration of Network-on-Chip Architectures

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling

The Journal of Supercomputing
Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Compiler-Directed Energy Optimization for Parallel Disk Based Systems

IEEE Transactions on Parallel and Distributed Systems
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
Run-time power gating of on-chip routers using look-ahead routing

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Credit-based dynamic reliability management using online wearout detection

Proceedings of the 5th conference on Computing frontiers
A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers

Proceedings of the 45th annual Design Automation Conference
PowerAntz: distributed power sharing strategy for network on chip

Proceedings of the 13th international symposium on Low power electronics and design
Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Impact of Process and Temperature Variations on Network-on-Chip Design Exploration

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Minimizing virtual channel buffer for routers in on-chip communication architectures

Proceedings of the conference on Design, automation and test in Europe
L-CBF: a low-power, fast counting bloom filter architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Communication Based Proactive Link Power Management

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture

Transactions on High-Performance Embedded Architectures and Compilers I
Polaris: a system-level roadmapping toolchain for on-chip interconnection networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
An energy and performance exploration of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Custom networks-on-chip architectures with multicast routing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Adaptive router architecture based on traffic behavior observability

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Segment gating for static energy reduction in Networks-on-Chip

Proceedings of the 2nd International Workshop on Network on Chip Architectures
A high level power model for Network-on-Chip (NoC) router

Computers and Electrical Engineering
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Quality-of-service and error control techniques for mesh-based network-on-chip architectures

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
FinFET-based power simulator for interconnection networks

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Leakage-saving opportunities in mesh-based massive multi-core architectures

ACM SIGARCH Computer Architecture News
Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
PowerAntz: Ant behavior inspired power budget distribution scheme for Network-on-Chip systems

Microelectronics Journal
Design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core SoCs

Microprocessors & Microsystems
An overview of achieving energy efficiency in on-chip networks

International Journal of Communication Networks and Distributed Systems
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Proceedings of the Conference on Design, Automation and Test in Europe
Integrated link/CPU voltage scaling for reducing energy consumption of parallel sparse matrix applications

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Adaptive Flow Control for Robust Performance and Energy

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Network-on-chip router design with buffer-stealing

Proceedings of the 16th Asia and South Pacific Design Automation Conference
A learning-based approach to the automated design of MPSoC networks

ARCS'11 Proceedings of the 24th international conference on Architecture of computing systems
FlexiBuffer: reducing leakage power in on-chip network routers

Proceedings of the 48th Design Automation Conference
Artificial bee colony based mapping for application specific network-on-chip design

ICSI'11 Proceedings of the Second international conference on Advances in swarm intelligence - Volume Part I
HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings

Proceedings of the 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems
Communication based proactive link power management

Transactions on High-Performance Embedded Architectures and Compilers IV
Explicit modeling of control and data for improved NoC router estimation

Proceedings of the 49th Annual Design Automation Conference
Power Modeling and Characterization of Computing Devices: A Survey

Foundations and Trends in Electronic Design Automation
Flexible router architecture for network-on-chip

Computers & Mathematics with Applications
Power consumption and performance analysis of 3D NoCs

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
Enabling power efficiency through dynamic rerouting on-chip

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Partial Virtual Channel Sharing: A Generic Methodology to Enhance Resource Management and Fault Tolerance in Networks-on-Chip

Journal of Electronic Testing: Theory and Applications
A NOC closed-loop performance monitor and adapter

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power will be the key limiter to system scalability as interconnection networks take up an increasingly significant portion of system power. In this paper, we propose an architectural leakage power modeling methodology that achieves 95-98% accuracy against HSPICE estimates. When applied to interconnection networks, combined with previous proposed dynamic power models, we gain valuable insights on total network power consumption. Our modeling shows router buffers to be a prime candidate for leakage power optimization. We thus investigate the design space of power-aware buffer policies, propose a suite of policies, and explore the impact of various circuits mechanisms on these policies . Simulations show power-aware buffers saving up to 96.6% of total buffer leakage power.