The interpretation and application of Rent's rule
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on system-level interconnect prediction
Route packets, not wires: on-chip inteconnection networks
Proceedings of the 38th annual Design Automation Conference
An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Efficient link capacity and QoS design for network-on-chip
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Design tradeoffs for tiled CMP on-chip networks
Proceedings of the 20th annual international conference on Supercomputing
Implications of Rent's Rule for NoC Design and Its Fault-Tolerance
NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
GigaNoC - A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors
DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
On a Pin Versus Block Relationship For Partitions of Logic Graphs
IEEE Transactions on Computers
Rent's rule and parallel programs: characterizing network traffic behavior
Proceedings of the 2008 international workshop on System level interconnect prediction
Wire length distribution for placements of computer logic
IBM Journal of Research and Development
Hybrid network on chip (HNoC): local buses with a global mesh architecture
Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration
Proceedings of the Conference on Design, Automation and Test in Europe
"It's a small world after all": noc performance optimization via long-range link insertion
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Neighborhood-aware data locality optimization for NoC-based multicores
CGO '11 Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization
| Hi-index | 0.00 |
It was recently shown that if computation locality is properly employed, Chip-Multi-Processors (CMP) traffic patterns can be modeled with a bandwidth version of Rent's rule. The Communication Probability Distributions (CPD) derived from the Rent's rule imply that most end to end packets are exchanged by nearest-neighbors. We show that while packets exchanged with nearest-neighbor dominate peer to peer traffic, their contribution to the overall NoC traffic decreases rapidly as the system grows. Correspondingly, the absolute bandwidth consumed by long distance packets (a.k.a. global packets) becomes dominant starting from medium-size systems, despite their low injection rate. To accommodate this phenomenon, we introduce PyraMesh -- a novel family of multilevel hierarchical 2D mesh topologies resembling a pyramid structure. In PyraMesh, global packets are separated from the local ones and routed through the upper levels of the hierarchy. PyraMesh is shown to improve light-load latencies and raise the saturation point of the network to higher injection rates, as compared with previously presented NoC topologies.