Efficient multicast schemes for 3-D Networks-on-Chip

Authors:
Xiaohang Wang;Mei Yang;Yingtao Jiang;Maurizio Palesi;Peng Liu;Terrence Mak;Nader Bagherzadeh
Affiliations:
Intelligent Chips and Systems Research Centre, Guangzhou Institute of Advanced Technology, Chinese Academy of Sciences, Guangzhou, Guangdong, PR China and Department of Information Science and Ele ...;Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA;Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA;University of Enna, Kore, Italy;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, Zhejiang, PR China;Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, PR China;Electrical Engineering and Computer Science, University of California, Irvine, USA
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2013

Citing 26
Cited 0

SPLASH: Stanford parallel applications for shared-memory

ACM SIGARCH Computer Architecture News
Asynchronous Tree-Based Multicasting in Wormhole-Switched MINs

IEEE Transactions on Parallel and Distributed Systems
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
The Impact of Technology Scaling on Lifetime Reliability

DSN '04 Proceedings of the 2004 International Conference on Dependable Systems and Networks
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Demystifying 3D ICs: The Pros and Cons of Going Vertical

IEEE Design & Test
Connection-oriented Multicasting in Wormhole-switched Networks on Chip

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
In-Network Cache Coherence

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
Tightly-Coupled Multi-Layer Topologies for 3-D NoCs

ICPP '07 Proceedings of the 2007 International Conference on Parallel Processing
3-D topologies for networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
User-aware dynamic task allocation in networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
Efficient unicast and multicast support for CMPs

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Designing Reliable and Efficient Networks on Chips

Designing Reliable and Efficient Networks on Chips
Region-based routing: a mechanism to support efficient routing algorithms in NoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient multicast support in buffered crossbars using networks on chip

GLOBECOM'09 Proceedings of the 28th IEEE conference on Global telecommunications
An intra-chip free-space optical interconnect

Proceedings of the 37th annual international symposium on Computer architecture
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Proceedings of the Conference on Design, Automation and Test in Europe
On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks

Microprocessors & Microsystems
Virtualizing network-on-chip resources in chip-multiprocessors

Microprocessors & Microsystems
Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Power-aware run-time incremental mapping for 3-D networks-on-chip

NPC'11 Proceedings of the 8th IFIP international conference on Network and parallel computing
Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

3-D Networks-on-Chip (NoCs) have been proposed as a potent solution to address both the interconnection and design complexity problems facing future System-on-Chip (SoC) designs. In this paper, two topology-aware multicast routing algorithms, Multicasting XYZ (MXYZ) and Alternative XYZ (AL+XYZ) algorithms in supporting of 3-D NoC are proposed. In essence, MXYZ is a simple dimension order multicast routing algorithm that targets 3-D NoC systems built upon regular topologies. To support multicast routing in irregular regions, AL+XYZ can be applied, where an alternative output channel is sought to forward/replicate the packets whenever the output channel determined by MXYZ is not available. To evaluate the performance of MXYZ and AL+XYZ, extensive experiments have been conducted by comparing MXYZ and AL+XYZ against a path-based multicast routing algorithm and an irregular region oriented multiple unicast routing algorithm, respectively. The experimental results confirm that the proposed MXYZ and AL+XYZ schemes, respectively, have lower latency and power consumption than the other two routing algorithms, meriting the two proposed algorithms to be more suitable for supporting multicasting in 3-D NoC systems. In addition, the hardware implementation cost of AL+XYZ is shown to be quite modest.