Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery

Authors:
Xinping Zhu;Wei Qin
Affiliations:
Northeastern University, Boston, MA;Boston University, Boston, MA
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 6
Cited 3

Fault-tolerant computer system design

Fault-tolerant computer system design
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
Low Power Error Resilient Encoding for On-Chip Data Buses

Proceedings of the conference on Design, automation and test in Europe
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC

Proceedings of the 42nd annual Design Automation Conference
Modeling Operation and Microarchitecture Concurrency for Communication Architectures with Application to Retargetable Simulation

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Framework for simulation of heterogeneous MpSoC for design space exploration

VLSI Design
On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern integrated circuits (ICs) are becoming increasingly complex. The complexity makes it difficult to design, manufacture and integrate these high performance ICs. The advent of multiprocessor Systems-on-chips (SoCs) makes it even more challenging for programmers to utilize the full potential of the computation resources on the chips. In the mean time, the complexity of the chip design creates new reliability challenges. As a result, chip designers and users cannot fully exploit the tremendous silicon resources on the chip. This research proposes a prototype which is composed of a fault tolerantmultiprocessor SoC and a coupled single program, multiple data (SPMD) programming framework. We use a SystemC based modeling and simulation environment to design and analyze this prototype. Our analysis shows that this prototype as a reliable computing platform constructed from the potentially unreliable chip resources, thus protecting the previous investment of hardware and software designs. Moreover, the promising application-driven simulation results shed light on the potential of a scalable and reliable multiprocessing computing platform for a wide range of mission-critical applications.