Challenges and Promising Results in NoC Prototyping Using FPGAs

Authors:
Umit Y. Ogras;Radu Marculescu;Hyung Gyu Lee;Puru Choudhary;Diana Marculescu;Michael Kaufman;Peter Nelson
Affiliations:
Carnegie Mellon University;Carnegie Mellon University;Samsung Electronics;Carnegie Mellon University;Carnegie Mellon University;Carnegie Mellon University;Carnegie Mellon University
Venue:
IEEE Micro
Year:
2007

Citing 10
Cited 5

The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
Practical Design of Globally-Asynchronous Locally-Synchronous Systems

ASYNC '00 Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Scaling to the End of Silicon with EDGE Architectures

Computer
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Cycle-Accurate Energy Measurement and Characterization of FPGAs

Analog Integrated Circuits and Signal Processing
Communication architecture optimization: making the shortest path shorter in regular networks-on-chip

Proceedings of the conference on Design, automation and test in Europe: Proceedings
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Voltage-frequency island partitioning for GALS-based networks-on-chip

Proceedings of the 44th annual Design Automation Conference
Energy- and performance-aware mapping for regular NoC architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip

Proceedings of the 19th ACM Great Lakes symposium on VLSI
On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Slotless module-based reconfiguration of embedded FPGAs

ACM Transactions on Embedded Computing Systems (TECS)
A networks-on-chip emulation/verification framework

International Journal of High Performance Systems Architecture
FIST: A Fast, Lightweight, FPGA-Friendly Packet Latency Estimator for NoC Modeling in Full-System Simulations

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

Quantified Score

Hi-index	0.00

Visualization

Abstract

Although a significant amount of theoretical work supports the potential of NoC architectures, such results need to be demonstrated by actual implementations before the NoC paradigm becomes a reality. Besides demonstrating the feasibility of the overall approach, prototyping enables accurate evaluation of power, performance, area, and various design trade-offs. This article presents four NoC prototypes, discusses the challenges associated with their design, and assesses the potential of the NoC approach.