Scaling to the End of Silicon with EDGE Architectures

  • Authors:

  • Doug Burger;Stephen W. Keckler;Kathryn S. McKinley;Mike Dahlin;Lizy K. John;Calvin Lin;Charles R. Moore;James Burrill;Robert G. McDonald;William Yoder;the TRIPS Team

  • Affiliations:

  • The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin

  • Venue:
  • Computer
  • Year:
  • 2004

Quantified Score

Hi-index 4.10

Visualization

Abstract

Post-RISC microprocessor designs must introduce new ISAs to address the challenges that modern CMOS technologies pose while also exploiting the massive levels of integration now possible. To meet these challenges, the TRIPS Team at the University of Texas at Austin has developed a new class of ISAs, called Explicit Data Graph Execution, that will match the characteristics of semiconductor technology over the next decade.EDGE architectures appear to offer a progressively better solution as technology scales down to the end of silicon, with each generation providing a richer spatial substrate at the expense of increased global communication delays.