Data-driven regular reconfigurable arrays: design space exploration and mapping

Authors:
Ricardo Ferreira;João M. P. Cardoso;Andre Toledo;Horácio C. Neto
Affiliations:
Departamento de Informática, Universidade Federal de Viçosa, Viçosa, Brazil;Universidade do Algarve, Faro, Portugal;Departamento de Informática, Universidade Federal de Viçosa, Viçosa, Brazil;INESC-ID, Lisboa, Portugal
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 11
Cited 2

Dataflow machine architecture

ACM Computing Surveys (CSUR)
A Data-Driven VLSI Array for Arbitrary Algorithms

Computer
A decade of reconfigurable computing: a visionary retrospective

Proceedings of the conference on Design, automation and test in Europe
KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
StreamIt: A Language for Streaming Applications

CC '02 Proceedings of the 11th International Conference on Compiler Construction
Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Compiling Application-Specific Hardware

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Scaling to the End of Silicon with EDGE Architectures

Computer
Dynamic loop pipelining in data-driven architectures

Proceedings of the 2nd conference on Computing frontiers

A unified evaluation framework for coarse grained reconfigurable array architectures

Proceedings of the 4th international conference on Computing frontiers
Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work presents further enhancements to an environment for exploring coarse grained reconfigurable data-driven array architectures suitable to implement data-stream applications. The environment takes advantage of Java and XML technologies to enable architectural trade-off analysis. The flexibility of the approach to accommodate different topologies and interconnection patterns is shown by a first mapping scheme. Three benchmarks from the DSP scenario, mapped on hexagonal and grid architectures, are used to validate our approach and to establish comparison results.