Networks-on-chip based on dynamic wormhole packet identity mapping management

Authors:
Faizal A. Samman;Thomas Hollstein;Manfred Glesner
Affiliations:
Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany and Department of Electrical Engineering, Hasanuddin University, Makassar, Indonesia;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany
Venue:
VLSI Design
Year:
2009

Citing 18
Cited 2

The turn model for adaptive routing

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
The Odd-Even Turn Model for Adaptive Routing

IEEE Transactions on Parallel and Distributed Systems
Networks on Chips: A New SoC Paradigm

Computer
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
An Interconnect Architecture for Networking Systems on Chips

IEEE Micro
Interconnect IP Node for Future System-on-Chip Designs

DELTA '02 Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Networks on chip

Networks on chip
Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework

ASYNC '05 Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems
HERMES: an infrastructure for low area overhead packet-switching networks on chip

Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
Deadlock-free routing and component placement for irregular mesh-based networks-on-chip

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A design methodology for application-specific networks-on-chip

ACM Transactions on Embedded Computing Systems (TECS)
FLUX interconnection networks on demand

Journal of Systems Architecture: the EUROMICRO Journal
Run-time adaptive on-chip communication scheme

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Multicast parallel pipeline router architecture for network-on-chip

Proceedings of the conference on Design, automation and test in Europe

3D network-on-chip architectures using homogeneous meshes and heterogeneous floorplans

International Journal of Reconfigurable Computing - Special issue on selected papers from ReconFig 2009 International conference on reconfigurable computing and FPGAs (ReconFig 2009)
A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a network-on-chip (NoC) with flexible infrastructure based on dynamic wormhole packet identity management. The NoCs are developed based on a VHDL approach and support the design flexibility. The on-chip router uses a wormhole packet switching method with a synchronous parallel pipeline technique. Routing algorithms and dynamic wormhole local packet identity (ID-tag) mapping management are proposed to support a wire sharing methodology and an ID slot division multiplexing technique. At each communication link, flits belonging to the same message have the same local ID-tag, and the ID-tag is updated before the packet enters the next communication link by using an ID-tag mapping management unit. Therefore, flits from different messages can be interleaved, identified, and routed according to their allocated ID slots. Our NoC guarantees in order and lossless message delivery.