The Odd-Even Turn Model for Adaptive Routing

Authors:
Ge-Ming Chiu
Affiliations:
National Taiwan Univ. of Science and Technology, Taipei
Venue:
IEEE Transactions on Parallel and Distributed Systems
Year:
2000

Citing 13
Cited 117

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

IEEE Transactions on Computers
An Adaptive and Fault Tolerant Wormhole Routing Strategy for k-ary n-cubes

IEEE Transactions on Computers
The Stanford Dash Multiprocessor

Computer
The turn model for adaptive routing

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
A comparison of adaptive wormhole routing algorithms

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks

IEEE Transactions on Parallel and Distributed Systems
The turn model for adaptive routing

Journal of the ACM (JACM)
Planar-adaptive routing: low-cost adaptive networks for multiprocessors

Journal of the ACM (JACM)
Optimal fully adaptive minimal wormhole routing for meshes

Journal of Parallel and Distributed Computing
A Traffic-Balanced Adaptive Wormhole Routing Scheme for Two-Dimensional Meshes

IEEE Transactions on Computers
A Theory of Fault-Tolerant Routing in Wormhole Networks

IEEE Transactions on Parallel and Distributed Systems
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
Virtual-Channel Flow Control

IEEE Transactions on Parallel and Distributed Systems

A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model

ICS '02 Proceedings of the 16th international conference on Supercomputing
A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model

IEEE Transactions on Computers
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Application-specific buffer space allocation for networks-on-chip router design

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Improving routing efficiency for network-on-chip through contention-aware input selection

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Deadlock-free routing and component placement for irregular mesh-based networks-on-chip

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
A plane-based broadcast algorithm for multicomputer networks

Journal of Systems Architecture: the EUROMICRO Journal
Computation and communication refinement for multiprocessor SoC design: A system-level perspective

Proceedings of the 41st annual Design Automation Conference
DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip

Proceedings of the 43rd annual Design Automation Conference
Ant colony based routing architecture for minimizing hot spots in NOCs

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Explanation of Performance Degradation in Turn Model

The Journal of Supercomputing
Formal development of NoC systems in B

Nordic Journal of Computing - Selected papers of the 17th nordic workshop on programming theory (NWPT'05), October 19-21, 2005
Increasing the throughput of an adaptive router in network-on-chip (NoC)

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
A methodology for design of application specific deadlock-free routing algorithms for NoC systems

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Modelling and simulation of off-chip communication architectures for high-speed packet processors

Journal of Systems and Software
A deadlock detection mechanism for true fully adaptive routing in regular wormhole networks

Computer Communications
Architecture of the Scalable Communications Core

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
NoC-Based FPGA: Architecture and Routing

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Architecture of the Scalable Communications Core's Network on Chip

IEEE Micro
A new efficient routing algorithm for network-on-chip with best input and output selection techniques

DNCOCO'07 Proceedings of the 9th WSEAS International Conference on Data Networks, Communications, Computers
Performance of deterministic and adaptive broadcast algorithms in multicomputer networks

International Journal of High Performance Computing and Networking
A new selection policy for adaptive routing in network on chip

EHAC'06 Proceedings of the 5th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications
Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions

Journal of Systems Architecture: the EUROMICRO Journal
Invited paper: Network-on-Chip design and synthesis outlook

Integration, the VLSI Journal
High performance architectures for Chip-to-Chip Communications on Network Line Cards

Journal of High Speed Networks
Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs

Proceedings of the conference on Design, automation and test in Europe
Efficient Deadlock Detection in Parallel Computer Systems with Wormhole Routing

ICCS '07 Proceedings of the 7th international conference on Computational Science, Part I: ICCS 2007
Deadlock-Free Adaptive Routing in 2D Tori with a New Turn Model

ICA3PP '08 Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing
Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
A voltage-frequency island aware energy optimization framework for networks-on-chip

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Off-chip communication architectures for high throughput network processors

Computer Communications
Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Application-aware deadlock-free oblivious routing

Proceedings of the 36th annual international symposium on Computer architecture
Networks-on-chip based on dynamic wormhole packet identity mapping management

VLSI Design
HiRA: A methodology for deadlock free routing in hierarchical networks on chip

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Static virtual channel allocation in oblivious routing

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
An Advanced NoP Selection Strategy for Odd-Even Routing Algorithm in Network-on-Chip

ICA3PP '09 Proceedings of the 9th International Conference on Algorithms and Architectures for Parallel Processing
A DP-network for optimal dynamic routing in network-on-chip

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Region-based routing: a mechanism to support efficient routing algorithms in NoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Breaking adaptive multicast deadlock by virtual channel address/data FIFO decoupling

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Path-based, randomized, oblivious, minimal routing

Proceedings of the 2nd International Workshop on Network on Chip Architectures
A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures

Computers and Electrical Engineering
XY-turn model for deadlock free routing in honeycomb networks-on-chip

APCC'09 Proceedings of the 15th Asia-Pacific conference on Communications
Design of a router for network-on-chip

International Journal of High Performance Systems Architecture
EDXY - A low cost congestion-aware routing algorithm for network-on-chips

Journal of Systems Architecture: the EUROMICRO Journal
An insertion loss balance aware routing scheme in photonic network on chip

ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing
A Low-Latency and Memory-Efficient On-chip Network

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A fuzzy-based power-aware routing algorithm for network on chip

ICACT'10 Proceedings of the 12th international conference on Advanced communication technology
Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
A method to remove deadlocks in networks-on-chips with wormhole flow control

Proceedings of the Conference on Design, Automation and Test in Europe
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
An efficent dynamic multicast routing protocol for distributing traffic in NOCs

Proceedings of the Conference on Design, Automation and Test in Europe
OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
ERA: an efficient routing algorithm for power, throughput and latency in network-on-chips

NPC'10 Proceedings of the 2010 IFIP international conference on Network and parallel computing
Performance evaluation of wormhole routed network processor-memory interconnects

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs

Journal of Systems Architecture: the EUROMICRO Journal
A generic adaptive path-based routing method for MPSoCs

Journal of Systems Architecture: the EUROMICRO Journal
A framework for designing congestion-aware deterministic routing

Proceedings of the Third International Workshop on Network on Chip Architectures
An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architecture

Proceedings of the Third International Workshop on Network on Chip Architectures
A unified design space simulation environment for network-on-chip: fuse-N

International Journal of High Performance Systems Architecture
NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults

Proceedings of the 16th Asia and South Pacific Design Automation Conference
"It's a small world after all": noc performance optimization via long-range link insertion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
An abacus turn model for time/space-efficient reconfigurable routing

Proceedings of the 38th annual international symposium on Computer architecture
DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Proceedings of the 38th annual international symposium on Computer architecture
A fault-tolerant NoC scheme using bidirectional channel

Proceedings of the 48th Design Automation Conference
A multi-level routing scheme and router architecture to support hierarchical routing in large network on chip platforms

Euro-Par 2010 Proceedings of the 2010 conference on Parallel processing
A latency simulator for many-core systems

Proceedings of the 44th Annual Simulation Symposium
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
Tree-turn routing: an efficient deadlock-free routing algorithm for irregular networks

The Journal of Supercomputing
Fault-tolerant wormhole routing algorithm in 2D meshes without virtual channels

ISPA'04 Proceedings of the Second international conference on Parallel and Distributed Processing and Applications
Application-aware deadlock-free oblivious routing based on extended turn-model

Proceedings of the International Conference on Computer-Aided Design
Network-on-Chip routing algorithms by breaking cycles

ICA3PP'10 Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I
DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip

Computers and Electrical Engineering
A method for router table compression for application specific routing in mesh topology noc architectures

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
A modular simulator framework for network-on-chip based manycore chips using UNISIM

Transactions on High-Performance Embedded Architectures and Compilers IV
A simple and efficient input selection function for networks-on-chip

ICDCN'12 Proceedings of the 13th international conference on Distributed Computing and Networking
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Static routing for applications mapped on NoC platform using ant colony algorithms

International Journal of High Performance Systems Architecture
Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers

Neural Networks
ACO-Based static routing for network-on-chips

ICCSA'12 Proceedings of the 12th international conference on Computational Science and Its Applications - Volume Part I
Static packet routing in noc platform using ACO-Based algorithms

IDEAL'12 Proceedings of the 13th international conference on Intelligent Data Engineering and Automated Learning
A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems

Journal of Parallel and Distributed Computing
Power-efficient deterministic and adaptive routing in torus networks-on-chip

Microprocessors & Microsystems
A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Surface wave communication system for on-chip and off-chip interconnects

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Junction based routing: a scalable technique to support source routing in large NoC platforms

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Journal of Parallel and Distributed Computing
Structural Test and Diagnosis for Graceful Degradation of NoC Switches

Journal of Electronic Testing: Theory and Applications
TRACKER: a low overhead adaptive NoC router with load balancing selection strategy

Proceedings of the International Conference on Computer-Aided Design
An energy- and buffer-aware fully adaptive routing algorithm for Network-on-Chip

Microelectronics Journal
Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping

Microprocessors & Microsystems
Routing for applications in NoC using ACO-based algorithms

Applied Soft Computing
Bubble coloring: avoiding routing- and protocol-induced deadlocks with minimal virtual channel requirement

Proceedings of the 27th international ACM conference on International conference on supercomputing
CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems

Proceedings of the Conference on Design, Automation and Test in Europe
Enabling power efficiency through dynamic rerouting on-chip

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Congestion-aware ant colony based routing algorithms for efficient application execution on Network-on-Chip platform

Expert Systems with Applications: An International Journal
A unified link-layer fault-tolerant architecture for network-based many-core embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal
A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip

Journal of Electronic Testing: Theory and Applications
Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
LEF: long edge first routing for two-dimensional mesh network on chip

Proceedings of the Sixth International Workshop on Network on Chip Architectures
Towards optimal adaptive routing in 3D NoC with limited vertical bandwidth

Proceedings of the Sixth International Workshop on Network on Chip Architectures
Power and Latency Optimized Deadlock-Free Routing Algorithm on Irregular 2D Mesh NoC using LBDRe

International Journal of Embedded and Real-Time Communication Systems
uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
A shortest path adaptive routing technique for minimizing path collisions in hybrid optical network-on-chip

Journal of Systems Architecture: the EUROMICRO Journal
Non-minimal, turn-model based NoC routing

Microprocessors & Microsystems
Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs

Microprocessors & Microsystems

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents a model for designing adaptive wormhole routing algorithms for meshes without virtual channels. The model restricts the locations where some turns can be taken so that deadlock is avoided. In comparison with previous methods, the degree of routing adaptiveness provided by the model is more even for different source-destination pairs. The mesh network may benefit from this feature in terms of communication efficiency. Simulation results show that the even adaptiveness provided by the odd-even turn model makes message routing less vulnerable to nonuniform factors such as hot spot traffic. In addition, this property results in a smaller fluctuation of the network performance with respect to different traffic patterns.