A unified link-layer fault-tolerant architecture for network-based many-core embedded systems

Authors:
Wen-Chung Tsai;Deng-Yuan Zheng;Yu-Hen Hu;Sao-Jie Chen
Affiliations:
Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu 310, Taiwan, ROC;Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan, ROC;Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706-1691, USA;Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan, ROC
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2013

Citing 18
Cited 0

The Odd-Even Turn Model for Adaptive Routing

IEEE Transactions on Parallel and Distributed Systems
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Computer Networks

Computer Networks
Networks on Chips: A New SoC Paradigm

Computer
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
Error-Detection Codes: Algorithms and Fast Implementation

IEEE Transactions on Computers
Analysis of Error Recovery Schemes for Networks on Chips

IEEE Design & Test
Exploring Fault-Tolerant Network-on-Chip Architectures

DSN '06 Proceedings of the International Conference on Dependable Systems and Networks
On-line Fault Detection and Location for NoC Interconnects

IOLTS '06 Proceedings of the 12th IEEE International Symposium on On-Line Testing
Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

Proceedings of the 45th annual Design Automation Conference
Evaluating Bufferless Flow Control for On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Fault-Tolerant Flow Control in On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Fault tolerant network on chip switching with graceful performance degradation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
A highly resilient routing algorithm for fault-tolerant NoCs

Proceedings of the Conference on Design, Automation and Test in Europe
A fault-tolerant NoC scheme using bidirectional channel

Proceedings of the 48th Design Automation Conference
Error control schemes for on-chip communication links: the energy-reliability tradeoff

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Reliability is an important design concern for modern many-core embedded systems. Specifically, on-chip interconnecting systems are vulnerable to permanent channel faults and transient data transmission faults which may significantly impact the overall system performance. In this work, a Unified Link-layer Fault-tolerant NoC (ULF-NoC) architecture is proposed. ULF-NoC is developed for NoC equipped with bidirectional channels and features wormhole switching (instead of store-and-forward switching) and packet-based retransmission. An intelligent buffer controller is developed that does not require separate, dedicated buffer spaces to support packet retransmissions. Extensive simulations using both synthetic and real world data traffics demonstrated marked performance of the proposed ULF-NoC solution.