Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures

Authors:
Timo Schonwald;Jochen Zimmermann;Oliver Bringmann;Wolfgang Rosenstiel
Affiliations:
FZI Forschungszentrum Informatik;FZI Forschungszentrum Informatik;FZI Forschungszentrum Informatik;Universitat Tubingen
Venue:
DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Year:
2007

Citing 0
Cited 14

Fault-tolerant architecture and deflection routing for degradable NoC switches

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Fault tolerant mechanism to improve yield in NoCs using a reconfigurable router

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
A DP-network for optimal dynamic routing in network-on-chip

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Improving the yield of NoC-based systems through fault diagnosis and adaptive routing

Journal of Parallel and Distributed Computing
AdNoC case-study for Mpeg4 benchmark: improving performance and saving energy with an adaptive NoC

Proceedings of the 24th symposium on Integrated circuits and systems design
A fault-tolerant NoC scheme using bidirectional channel

Proceedings of the 48th Design Automation Conference
ROBUST: a new self-healing fault-tolerant NoC router

Proceedings of the 4th International Workshop on Network on Chip Architectures
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Topology-agnostic fault-tolerant NoC routing method

Proceedings of the Conference on Design, Automation and Test in Europe
A unified link-layer fault-tolerant architecture for network-based many-core embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
Methods for fault tolerance in networks-on-chip

ACM Computing Surveys (CSUR)
Use it or lose it: wear-out and lifetime in future chip multiprocessors

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Electrical engineers have learned how to build amazingly complex systems by assembling transistors, wires, and passive components into intricate networks. While solidly founded in semiconductor physics, pure engineering has made possible the design of ...