A modular simulator framework for network-on-chip based manycore chips using UNISIM

Authors:
Xiongfei Liao;Wu Jigang;Thambipillai Srikanthan
Affiliations:
Centre for High Performance Embedded Systems, School of Computer Engineering, Nanyang Technological University, Singapore;Centre for High Performance Embedded Systems, School of Computer Engineering, Nanyang Technological University, Singapore;Centre for High Performance Embedded Systems, School of Computer Engineering, Nanyang Technological University, Singapore
Venue:
Transactions on High-Performance Embedded Architectures and Compilers IV
Year:
2011

Citing 22
Cited 0

A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
The Odd-Even Turn Model for Adaptive Routing

IEEE Transactions on Parallel and Distributed Systems
Networks on Chips: A New SoC Paradigm

Computer
Adaptive Fault-tolerant Wormhole Routing in 2D Meshes

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Interfacing Cores with On-chip Packet-Switched Networks

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
A Delay Model and Speculative Architecture for Pipelined Routers

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Low-Latency Virtual-Channel Routers for On-Chip Networks

Proceedings of the 31st annual international symposium on Computer architecture
High-level power analysis for on-chip networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors

Proceedings of the 32nd annual international symposium on Computer Architecture
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Æthereal Network on Chip: Concepts, Architectures, and Implementations

IEEE Design & Test
Design tradeoffs for tiled CMP on-chip networks

Proceedings of the 20th annual international conference on Supercomputing
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Proximity-aware directory-based coherence for multi-core processor architectures

Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures
UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development

IEEE Computer Architecture Letters
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Research Challenges for On-Chip Interconnection Networks

IEEE Micro
Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

IEEE Transactions on Computers
An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

NoC-based manycore chips are considered as emerging platforms of significant importance but so far there is no public accessible architectural simulator which allows coupled simulation of NoC and cores for relevant research. This paper presents a modular cycle-level simulator framework developed using UNISIM and its applicability is exemplified by building a simulator which models a message-passing distributed memory architecture with an NoC and supports coupled simulation. Simulation of a MPI-based parallel program on this simulator shows that performance metrics, such as throughput, delay and overhead, can be accurately evaluated with the captured data of flits and messages. Simulators for different functionalities and architectures can be constructed by using this framework.