DyAD: smart routing for networks-on-chip

Authors:
Jingcao Hu;Radu Marculescu
Affiliations:
Carnegie Mellon University, Pittsburgh, PA;Carnegie Mellon University, Pittsburgh, PA
Venue:
Proceedings of the 41st annual Design Automation Conference
Year:
2004

Citing 11
Cited 104

The turn model for adaptive routing

Journal of the ACM (JACM)
Analysis and Implementation of Hybrid Switching

IEEE Transactions on Computers
Self-similarity and heavy tails: structural modeling of network traffic

A practical guide to heavy tails
The Odd-Even Turn Model for Adaptive Routing

IEEE Transactions on Parallel and Distributed Systems
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
aSOC: A Scalable, Single-Chip Communications Architecture

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
On-chip traffic modeling and synthesis for MPEG-2 video applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Load Distribution with the Proximity Congestion Awareness in a Network on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC

Proceedings of the 42nd annual Design Automation Conference
A low latency router supporting adaptivity for on-chip interconnects

Proceedings of the 42nd annual Design Automation Conference
FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings of the 42nd annual Design Automation Conference
Traffic generation and performance evaluation for mesh-based NoCs

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Key research problems in NoC design: a holistic perspective

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Analysis and Implementation of Practical, Cost-Effective Networks on Chips

IEEE Design & Test
Application-specific buffer space allocation for networks-on-chip router design

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Improving routing efficiency for network-on-chip through contention-aware input selection

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
NoCEE: energy macro-model extraction methodology for network on chip routers

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Buffer space optimisation with communication synthesis and traffic shaping for NoCs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

Proceedings of the 33rd annual international symposium on Computer Architecture
HIBI Communication Network for System-on-Chip

Journal of VLSI Signal Processing Systems
System level design paradigms: Platform-based design and communication synthesis

Proceedings of the 41st annual Design Automation Conference
Computation and communication refinement for multiprocessor SoC design: A system-level perspective

Proceedings of the 41st annual Design Automation Conference
A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip

Proceedings of the 43rd annual Design Automation Conference
DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip

Proceedings of the 43rd annual Design Automation Conference
Ant colony based routing architecture for minimizing hot spots in NOCs

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Application driven traffic modeling for NoCs

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Area and performance optimization of a generic network-on-chip architecture

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Formal development of NoC systems in B

Nordic Journal of Computing - Selected papers of the 17th nordic workshop on programming theory (NWPT'05), October 19-21, 2005
Increasing the throughput of an adaptive router in network-on-chip (NoC)

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
A methodology for design of application specific deadlock-free routing algorithms for NoC systems

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Express virtual channels: towards the ideal interconnection fabric

Proceedings of the 34th annual international symposium on Computer architecture
Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
The Power of Priority: NoC Based Distributed Cache Coherency

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Approaching Ideal NoC Latency with Pre-Configured Routes

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
NoC-Based FPGA: Architecture and Routing

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Routing table minimization for irregular mesh NoCs

Proceedings of the conference on Design, automation and test in Europe
Congestion-controlled best-effort communication for networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
Layered switching for networks on chip

Proceedings of the 44th annual Design Automation Conference
Buffer sizing for QoS flows in wormhole packet switching NoCs

Proceedings of the 20th annual conference on Integrated circuits and systems design
A new efficient routing algorithm for network-on-chip with best input and output selection techniques

DNCOCO'07 Proceedings of the 9th WSEAS International Conference on Data Networks, Communications, Computers
A new selection policy for adaptive routing in network on chip

EHAC'06 Proceedings of the 5th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs

Proceedings of the conference on Design, automation and test in Europe
Max-Min-Fair Best Effort Flow Control in Network-on-Chip Architectures

ICCS '08 Proceedings of the 8th international conference on Computational Science, Part I
Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Dynamically configurable bus topologies for high-performance on-chip communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Application-aware deadlock-free oblivious routing

Proceedings of the 36th annual international symposium on Computer architecture
Using adaptive routing to compensate for performance heterogeneity

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Fault-tolerant architecture and deflection routing for degradable NoC switches

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Diagnosis of interconnect shorts in mesh NoCs

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
A path-load based adaptive routing algorithm for networks-on-chip

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
An Advanced NoP Selection Strategy for Odd-Even Routing Algorithm in Network-on-Chip

ICA3PP '09 Proceedings of the 9th International Conference on Algorithms and Architectures for Parallel Processing
A monitoring and adaptive routing mechanism for QoS traffic on mesh NoC architectures

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
A DP-network for optimal dynamic routing in network-on-chip

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Yield enhancement by robust application-specific mapping on Network-on-Chips

Proceedings of the 2nd International Workshop on Network on Chip Architectures
A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures

Computers and Electrical Engineering
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A novel congestion control scheme for elastic flows in network-on-chip based on sum-rate optimization

ICCSA'07 Proceedings of the 2007 international conference on Computational science and its applications - Volume Part III
Design of a router for network-on-chip

International Journal of High Performance Systems Architecture
EDXY - A low cost congestion-aware routing algorithm for network-on-chips

Journal of Systems Architecture: the EUROMICRO Journal
Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Fault tolerant network on chip switching with graceful performance degradation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
A fuzzy-based power-aware routing algorithm for network on chip

ICACT'10 Proceedings of the 12th international conference on Advanced communication technology
Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip

SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem

Proceedings of the Conference on Design, Automation and Test in Europe
An efficent dynamic multicast routing protocol for distributing traffic in NOCs

Proceedings of the Conference on Design, Automation and Test in Europe
OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
NeuroNoC: neural network inspired runtime adaptation for an on-chip communication architecture

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
ERA: an efficient routing algorithm for power, throughput and latency in network-on-chips

NPC'10 Proceedings of the 2010 IFIP international conference on Network and parallel computing
New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs

Journal of Systems Architecture: the EUROMICRO Journal
A generic adaptive path-based routing method for MPSoCs

Journal of Systems Architecture: the EUROMICRO Journal
A framework for designing congestion-aware deterministic routing

Proceedings of the Third International Workshop on Network on Chip Architectures
A variable-pipeline on-chip router optimized to traffic pattern

Proceedings of the Third International Workshop on Network on Chip Architectures
Self-reconfigurable channel data buffering scheme and circuit design for adaptive flow control in power-efficient network-on-chips

IEEE Transactions on Circuits and Systems Part I: Regular Papers
A unified design space simulation environment for network-on-chip: fuse-N

International Journal of High Performance Systems Architecture
Electromigration-aware dynamic routing algorithm for network-on-chip applications

International Journal of High Performance Systems Architecture
An improved algorithm for slot selection in the Æthereal network-on-chip

Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
A TDM slot allocation flow based on multipath routing in NoCs

Microprocessors & Microsystems
NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Improving the yield of NoC-based systems through fault diagnosis and adaptive routing

Journal of Parallel and Distributed Computing
DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Proceedings of the 38th annual international symposium on Computer architecture
Cluster-based application mapping method for Network-on-Chip

Advances in Engineering Software
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
A reliable and power efficient flow-control method to eliminate crosstalk faults in network-on-chips

Microprocessors & Microsystems
Network-on-Chip routing algorithms by breaking cycles

ICA3PP'10 Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I
DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip

Computers and Electrical Engineering
A modular simulator framework for network-on-chip based manycore chips using UNISIM

Transactions on High-Performance Embedded Architectures and Compilers IV
A simple and efficient input selection function for networks-on-chip

ICDCN'12 Proceedings of the 13th international conference on Distributed Computing and Networking
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router

Microprocessors & Microsystems
Power-efficient deterministic and adaptive routing in torus networks-on-chip

Microprocessors & Microsystems
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Journal of Parallel and Distributed Computing
A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC

Microelectronics Journal
CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Destination-based congestion awareness for adaptive routing in 2D mesh networks

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal
Methods for fault tolerance in networks-on-chip

ACM Computing Surveys (CSUR)
Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture

Journal of Parallel and Distributed Computing
A shortest path adaptive routing technique for minimizing path collisions in hybrid optical network-on-chip

Journal of Systems Architecture: the EUROMICRO Journal
Non-minimal, turn-model based NoC routing

Microprocessors & Microsystems
Providing multiple hard latency and throughput guarantees for packet switching networks on chip

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present and evaluate a novel routing scheme called DyAD which combines the advantages of both deterministic and adaptive routing schemes. More precisely, we envision a new routing technique which judiciously switches between deterministic and adaptive routing based on the network's congestion conditions. The simulation results show the effectiveness of DyAD by comparing it with purely deterministic and adaptive routing schemes under different traffic patterns. Moreover, a prototype router based on the DyAD idea has been designed and evaluated. Compared to purely adaptive routers, the overhead of implementing DyAD is negligible (less than 7%), while the performance is consistently better.