Load Distribution with the Proximity Congestion Awareness in a Network on Chip

Authors:
Erland Nilsson;Mikael Millberg;Johnny Oberg;Axel Jantsch
Affiliations:
Royal Institute of Technology;Royal Institute of Technology;Royal Institute of Technology;Royal Institute of Technology
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 3
Cited 42

Data and computer communications (5th ed.)

Data and computer communications (5th ed.)
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI

A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Packetization and routing analysis of on-chip multiprocessor networks

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Reducing power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Fault tolerance overhead in network-on-chip flow control schemes

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Improving routing efficiency for network-on-chip through contention-aware input selection

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Prediction-based flow control for network-on-chip traffic

Proceedings of the 43rd annual Design Automation Conference
Formal development of NoC systems in B

Nordic Journal of Computing - Selected papers of the 17th nordic workshop on programming theory (NWPT'05), October 19-21, 2005
A Study of NoC Exit Strategies

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Analysis and optimization of prediction-based flow control in networks-on-chip

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A new efficient routing algorithm for network-on-chip with best input and output selection techniques

DNCOCO'07 Proceedings of the 9th WSEAS International Conference on Data Networks, Communications, Computers
An open-loop flow control scheme based on the accurate global information of on-chip communication

Proceedings of the conference on Design, automation and test in Europe
Using adaptive routing to compensate for performance heterogeneity

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Router designs for elastic buffer on-chip networks

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hybrid network on chip (HNoC): local buses with a global mesh architecture

Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
EDXY - A low cost congestion-aware routing algorithm for network-on-chips

Journal of Systems Architecture: the EUROMICRO Journal
Fault tolerant network on chip switching with graceful performance degradation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Priority based forced requeue to reduce worst-case latencies for bursty traffic

Proceedings of the Conference on Design, Automation and Test in Europe
Area and power-efficient innovative congestion-aware Network-on-Chip architecture

Journal of Systems Architecture: the EUROMICRO Journal
A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip

Proceedings of the Third International Workshop on Network on Chip Architectures
A unified design space simulation environment for network-on-chip: fuse-N

International Journal of High Performance Systems Architecture
Floodgate: application-driven flow control in network-on-chip for many-core architectures

Proceedings of the 4th International Workshop on Network on Chip Architectures
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
High-throughput differentiated service provision router architecture for wireless network-on-chip

International Journal of High Performance Systems Architecture
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Microprocessors & Microsystems
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

ACM SIGCOMM Computer Communication Review - Special october issue SIGCOMM '12
Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Journal of Parallel and Distributed Computing
TRACKER: a low overhead adaptive NoC router with load balancing selection strategy

Proceedings of the International Conference on Computer-Aided Design
An energy- and buffer-aware fully adaptive routing algorithm for Network-on-Chip

Microelectronics Journal
Scalable load balancing congestion-aware Network-on-Chip router architecture

Journal of Computer and System Sciences
DeBAR: deflection based adaptive router with minimal buffering

Proceedings of the Conference on Design, Automation and Test in Europe
Enabling power efficiency through dynamic rerouting on-chip

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Non-minimal, turn-model based NoC routing

Microprocessors & Microsystems

Quantified Score

Hi-index	0.01

Visualization

Abstract

In Networks on Chip, NoC, very low cost and high performance switches will be of critical importance. For a regular two-dimensional NoC we propose a very simple, memoryless switch. In case of congestion, packets are emitted in a non-ideal direction, also called deflective routing. To increase the maximum tolerable load of the network, we propose a Proximity Congestion Awareness, PCA, technique, where switches use load information of neighbouring switches, called stress values, for their own switching decisions, thus avoiding congested areas. We present simulation results with random traffic which show that the PCA technique can increase the maximum traffic load by a factor of over 20.