Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip

Authors:
Heiko Zimmer;Stefan Zink;Thomas Hollstein;Manfred Glesner
Affiliations:
Darmstadt University of Technology;Darmstadt University of Technology;Darmstadt University of Technology;Darmstadt University of Technology
Venue:
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Year:
2005

Citing 5
Cited 1

Performance Analysis of Buffering Schemes in Wormhole Routers

IEEE Transactions on Computers
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
Packetization and routing analysis of on-chip multiprocessor networks

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
Load Distribution with the Proximity Congestion Awareness in a Network on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper explores efficient buffer architectures for toplevel mesh routers in HiNoC, a hierarchical Network-on-Chip. Multiple approaches to buffering are discussed and a size-performance comparison of synthesis results is performed. Among the possible buffer architectures, output buffering and middle buffering are examined carefully by evaluating the impact of variations in significant parameters on the router's overall area. This is done by synthesizing a generic design onto a FPGA. Eventually, middle buffering is identified as best buffer architecture and the influence of the aforementioned parameters on the area requirements is formalized.