Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
IEEE Transactions on Computers
Performance Analysis of k-ary n-cube Interconnection Networks
IEEE Transactions on Computers
Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches
IEEE Transactions on Computers
Look-ahead routing switches for multistage interconnection networks
Journal of Parallel and Distributed Computing
The J-machine multicomputer: an architectural evaluation
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
ICS '90 Proceedings of the 4th international conference on Supercomputing
Supporting systolic and memory communication in iWarp
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Limits on Interconnection Network Performance
IEEE Transactions on Parallel and Distributed Systems
IEEE Transactions on Parallel and Distributed Systems
A large scale, homogeneous, fully distributed parallel machine, I
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Design and analysis of routing schemes and routers for wormhole-routed mesh architectures
Design and analysis of routing schemes and routers for wormhole-routed mesh architectures
A Performance Model for Wormhole-Switched Interconnection Networks under Self-Similar Traffic
IEEE Transactions on Computers
Performance Evaluation - Special issue: Distributed systems performance
Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Prediction of communication delay in torus networks under multiple time-scale correlated traffic
Performance Evaluation - Performance modelling and evaluation of high-performance parallel and distributed systems
Stochastic Analysis of Deterministic Routing Algorithms in the Presence of Self-Similar Traffic
The Journal of Supercomputing
An analytical model for hypercubes in the presence of multiple time-scale bursty traffic
Journal of Systems Architecture: the EUROMICRO Journal
Analytical Modeling of Communication Latency in Multi-Cluster Systems
ICPADS '06 Proceedings of the 12th International Conference on Parallel and Distributed Systems - Volume 2
ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers
Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
A performance model for analysis of heterogeneous multi-cluster systems
Parallel Computing
Analytical modeling of interconnection networks in heterogeneous multi-cluster systems
The Journal of Supercomputing
Analytical communication networks model for enterprise Grid computing
Future Generation Computer Systems
Communication network analysis of the enterprise grid systems
ACSW '07 Proceedings of the fifth Australasian symposium on ACSW frontiers - Volume 68
ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Performance modeling and analysis of heterogeneous meta-computing systems interconnection networks
Computers and Electrical Engineering
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Reliability aware NoC router architecture using input channel buffer sharing
Proceedings of the 19th ACM Great Lakes symposium on VLSI
Multi-cluster computing interconnection network performance modeling and analysis
Future Generation Computer Systems
| Hi-index | 14.99 |
Wormhole switched input-buffered and middle-buffered routers with virtual channels are analyzed in this paper. Middle buffering refers to the placement of virtual channels between the demultiplexors and multiplexors of a crossbar switch. An analytical model for multistage interconnection networks using middle-buffered switches is developed. In addition, extensive simulation is conducted to assess the performance of the two buffering techniques in different network topologies. The study demonstrates that middle buffering with virtual channels provides better performance than input buffering with virtual channels in multistage interconnection networks, two-dimensional meshes, and hypercubes.