An open-loop flow control scheme based on the accurate global information of on-chip communication

Authors:
Woo-Cheol Kwon;Sung-Min Hong;Sungjoo Yoo;Byeong Min;Kyu-Myung Choi;Soo-Kwan Eo
Affiliations:
Semiconductor Business, Samsung Electronics;Semiconductor Business, Samsung Electronics;Semiconductor Business, Samsung Electronics;Semiconductor Business, Samsung Electronics;Semiconductor Business, Samsung Electronics;Semiconductor Business, Samsung Electronics
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2008

Citing 11
Cited 4

Data networks

Data networks
Virtual-Channel Flow Control

IEEE Transactions on Parallel and Distributed Systems
A predictive flow control scheme for efficient network utilization and QoS

IEEE/ACM Transactions on Networking (TON)
Load Distribution with the Proximity Congestion Awareness in a Network on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Fault tolerance overhead in network-on-chip flow control schemes

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Centralized end-to-end flow control in a best-effort network-on-chip

Proceedings of the 5th ACM international conference on Embedded software
Exploring the cache design space for large scale CMPs

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

Proceedings of the 33rd annual international symposium on Computer Architecture
Prediction-based flow control for network-on-chip traffic

Proceedings of the 43rd annual Design Automation Conference
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A practical approach of memory access parallelization to exploit multiple off-chip DDR memories

Proceedings of the 45th annual Design Automation Conference
An SDRAM-aware router for Networks-on-Chip

Proceedings of the 46th Annual Design Automation Conference
An SDRAM-aware router for networks-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009
A network congestion-aware memory subsystem for manycore

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures

Quantified Score

Hi-index	0.00

Visualization

Abstract

3D stacked memory is being adopted as a promising solution to offer high bandwidth and low latency in memory access. Compared with the on-chip network design with conventional off-chip memory, it gives a new problem of minimizing communication conflicts since multiple concurrent high bandwidth data transfers will flow through the on-chip network. In order to tackle this problem, we propose applying an open-loop flow control scheme based on the accurate global information (destination and status) of on-chip communication. The proposed open-loop flow control scheme exploits the information and selectively buffers and arbitrates data transfers to remove conflicts at destinations in a preventive manner. As an implementation of the presented scheme, we present on-chip buffers called Buf3D's that share the global information with each other to perform the selective buffering and arbitration of data transfers. Experiments with synthetic test cases and an industrial strength DTV design show that the proposed method improves aggregate memory bandwidth significantly (average 19.0%~25.8% in the synthetic cases and up to 18.4% in the DTV case) with a small area overhead (15.2% in the DTV case) of on-chip network.