Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips

Authors:
J. Flich;A. Mejia;P. Lopez;J. Duato
Affiliations:
Universidad Politecnica de Valencia, Spain;Universidad Politecnica de Valencia, Spain;Universidad Politecnica de Valencia, Spain;Universidad Politecnica de Valencia, Spain
Venue:
NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Year:
2007

Citing 12
Cited 15

Interval routing

The Computer Journal
Networks on Chips: A New SoC Paradigm

Computer
The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Supporting adaptive routing in IBA switches

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Evolutions in parallel distributed and network-based processing
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
A Memory-Effective Routing Strategy for Regular Interconnection Networks

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
An automated technique for topology and route generation of application specific on-chip interconnection networks

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Deadlock-free routing and component placement for irregular mesh-based networks-on-chip

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
Boosting Ethernet Performance by Segment-Based Routing

PDP '07 Proceedings of the 15th Euromicro International Conference on Parallel, Distributed and Network-Based Processing
Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and Tori

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
A method for router table compression for application specific routing in mesh topology noc architectures

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions

Journal of Systems Architecture: the EUROMICRO Journal
An Efficient Implementation of Distributed Routing Algorithms for NoCs

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Efficient unicast and multicast support for CMPs

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Region-based routing: a mechanism to support efficient routing algorithms in NoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Flexible DOR routing for virtualization of multicore chips

SOC'09 Proceedings of the 11th international conference on System-on-chip
Yield-oriented evaluation methodology of network-on-chip routing implementations

SOC'09 Proceedings of the 11th international conference on System-on-chip
Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Synthesis of low-overhead configurable source routing tables for network interfaces

Proceedings of the Conference on Design, Automation and Test in Europe
Efficient routing implementation in complex systems-on-chip designs

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting

Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop
Topology-agnostic fault-tolerant NoC routing method

Proceedings of the Conference on Design, Automation and Test in Europe
An efficient, low-cost routing framework for convex mesh partitions to support virtualization

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Silicon-aware distributed switch architecture for on-chip networks

Journal of Systems Architecture: the EUROMICRO Journal
Methods for fault tolerance in networks-on-chip

ACM Computing Surveys (CSUR)
uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of scalable and reliable interconnection networks for System on Chips (SoCs) introduce new design constraints not present in current multicomputer systems. Although regular topologies are preferred for building NoCs, heterogeneous blocks, fabrication faults and reliability issues derived from the high integration scale may lead to irregular topologies. In this situation, efficient routing becomes a challenge. Although table-based routing allows the use of most routing algorithms on any topology, it does not scale in terms of latency and area. In this paper we propose the region-based routing mechanism that avoids the scalability problems of table-based solutions. From an initial topology and routing algorithm, the mechanism groups, at every switch, destinations into different regions based on the output ports. By doing this, redundant routing information typically found in routing tables is eliminated. Evaluation results show that the mechanism requires only four regions to support several routing algorithms in a 2D mesh with no performance degradation. Moreover, when dealing with link failures, our results indicate that the mechanism combined with the Segment-Based Routing algorithm is able to pack all the routing information into eight regions providing high throughput. The paper provides also a simple and efficient hardware implementation of the mechanism requiring only 240 logic gates per switch to support eight regions in a 2D mesh topology.