A low latency router supporting adaptivity for on-chip interconnects

Authors:
Jongman Kim;Dongkook Park;T. Theocharides;N. Vijaykrishnan;Chita R. Das
Affiliations:
Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA
Venue:
Proceedings of the 42nd annual Design Automation Conference
Year:
2005

Citing 12
Cited 48

A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
A Delay Model and Speculative Architecture for Pipelined Routers

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Power-driven Design of Router Microarchitectures in On-chip Networks

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
DyAD: smart routing for networks-on-chip

Proceedings of the 41st annual Design Automation Conference
Low-Latency Virtual-Channel Routers for On-Chip Networks

Proceedings of the 31st annual international symposium on Computer architecture
High-level power analysis for on-chip networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Thermal Modeling, Characterization and Management of On-Chip Networks

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Design and analysis of an NoC architecture from performance, reliability and energy perspective

Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

Proceedings of the 33rd annual international symposium on Computer Architecture
A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip

Proceedings of the 43rd annual Design Automation Conference
Design tradeoffs for tiled CMP on-chip networks

Proceedings of the 20th annual international conference on Supercomputing
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Rotary router: an efficient architecture for CMP interconnection networks

Proceedings of the 34th annual international symposium on Computer architecture
Approaching Ideal NoC Latency with Pre-Configured Routes

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A tool for automatic detection of deadlock in wormhole networks on chip

ACM Transactions on Design Automation of Electronic Systems (TODAES)
MIRA: A Multi-layered On-Chip Interconnect Router Architecture

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Modeling and Implementation of an Output-Queuing Router for Networks-on-Chips

ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Token flow control

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips

Proceedings of the 46th Annual Design Automation Conference
Path-based, randomized, oblivious, minimal routing

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Router designs for elastic buffer on-chip networks

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
A case for dynamic frequency tuning in on-chip networks

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
An analysis of on-chip interconnection networks for large-scale chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO)
A novel pipelining scheme for network-on-chip router

IITA'09 Proceedings of the 3rd international conference on Intelligent information technology application
A Network Congestion-Aware Memory Controller

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Destination-based adaptive routing on 2D mesh networks

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem

Proceedings of the Conference on Design, Automation and Test in Europe
Hierarchical circuit-switched NoC for multicore video processing

Microprocessors & Microsystems
RAFT: A router architecture with frequency tuning for on-chip networks

Journal of Parallel and Distributed Computing
An improvement of router throughput for on-chip networks using on-the-fly virtual channel allocation

ARCS'11 Proceedings of the 24th international conference on Architecture of computing systems
An abacus turn model for time/space-efficient reconfigurable routing

Proceedings of the 38th annual international symposium on Computer architecture
A case for heterogeneous on-chip interconnects for CMPs

Proceedings of the 38th annual international symposium on Computer architecture
DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Proceedings of the 38th annual international symposium on Computer architecture
Energy characteristic of a processor allocator and a network-on-chip

International Journal of Applied Mathematics and Computer Science - SPECIAL SECTION: Efficient Resource Management for Grid-Enabled Applications
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
A low-latency modular switch for CMP systems

Microprocessors & Microsystems
DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip

Computers and Electrical Engineering
A simple and efficient input selection function for networks-on-chip

ICDCN'12 Proceedings of the 13th international conference on Distributed Computing and Networking
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Concerning with on-chip network features to improve cache coherence protocols for CMPs

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
On the feasibility of completely wireless datacenters

Proceedings of the eighth ACM/IEEE symposium on Architectures for networking and communications systems
TRACKER: a low overhead adaptive NoC router with load balancing selection strategy

Proceedings of the International Conference on Computer-Aided Design
Scalable load balancing congestion-aware Network-on-Chip router architecture

Journal of Computer and System Sciences
NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Gana: A novel low-cost conflict-free NoC architecture

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
A network congestion-aware memory subsystem for manycore

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Destination-based congestion awareness for adaptive routing in 2D mesh networks

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Scalable high-radix router microarchitecture using a network switch organization

ACM Transactions on Architecture and Code Optimization (TACO)
TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era

ACM Transactions on Architecture and Code Optimization (TACO)
Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs

Microprocessors & Microsystems
NoC-based fault-tolerant cache design in chip multiprocessors

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
On the feasibility of completely wirelesss datacenters

IEEE/ACM Transactions on Networking (TON)
Energy and throughput aware fuzzy logic based reconfiguration for MPSoCs

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

The increased deployment of System-on-Chip designs has drawn attention to the limitations of on-chip interconnects. As a potential solution to these limitations, Networks-on -Chip (NoC) have been proposed. The NoC routing algorithm significantly influences the performance and energy consumption of the chip. We propose a router architecture which utilizes adaptive routing while maintaining low latency. The two-stage pipelined architecture uses look ahead routing, speculative allocation, and optimal output path selection concurrently. The routing algorithm benefits fromcongestionaware flow control, making better routing decisions. We simulate and evaluate the proposed architecture in terms of network latency and energy consumption. Our results indicate that the architecture is effective in balancing the performance and energy of NoC designs.