Performance Analysis of k-ary n-cube Interconnection Networks
IEEE Transactions on Computers
An overview of hierarchical control flow graph models
WSC '95 Proceedings of the 27th conference on Winter simulation
Network simulations with OPNET
Proceedings of the 31st conference on Winter simulation: Simulation---a bridge to the future - Volume 1
The Odd-Even Turn Model for Adaptive Routing
IEEE Transactions on Parallel and Distributed Systems
Effective STL: 50 specific ways to improve your use of the standard template library
Effective STL: 50 specific ways to improve your use of the standard template library
Experiences parallelizing a commercial network simulator
Proceedings of the 33nd conference on Winter simulation
An object-oriented design process for system-on-chip using UML
Proceedings of the 15th international symposium on System Synthesis
Limits on Interconnection Network Performance
IEEE Transactions on Parallel and Distributed Systems
Deadlock Avoidance for Switches Based on Wormhole Networks
ICPP '99 Proceedings of the 1999 International Conference on Parallel Processing
Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling
Proceedings of the 32nd annual international symposium on Computer Architecture
Performance of mobile ad hoc networking routing protocols in realistic scenarios
MILCOM'03 Proceedings of the 2003 IEEE conference on Military communications - Volume II
Developing reusable simulation core code for networking: The grid resource discovery example
Journal of Systems and Software
Hi-index | 0.00 |
In this work, we propose a visual, custom-designed, event-driven interconnect simulation framework to evaluate the performance of off-chip multi-processor/memory communications architectures for line cards. The simulator uses the state-of-the-art software design techniques to provide the user with a flexible, robust and comprehensive tool that can evaluate k-ary n-cube based network topologies under non-uniform traffic patterns. The simulator provides full control over essential network parameters and flow control mechanisms such as virtual channels and sub-channeling. We compare three low-dimensional k-ary n-cube based interconnects that can fit into the physical limitations on line cards, where each one of these interconnects has multiple processor-memory configurations. Performance results show that k-ary n-cube architectures perform better than existing interconnects, and they can sustain current line rates and higher. In addition, we provide performance tradeoffs between multiple flow control mechanisms and performance metrics such as throughput, routing accuracy, failure rate and interconnect utilization.