Self-aware memory: managing distributed memory in an autonomous multi-master environment

Authors:
Rainer Buchty;Oliver Mattes;Wolfgang Karl
Affiliations:
Universität Karlsruhe (TH), Institut für Technische Informatik, Lehrstuhl für Rechnerarchitektur und Parallelverarbeitung, Karlsruhe, Germany;Universität Karlsruhe (TH), Institut für Technische Informatik, Lehrstuhl für Rechnerarchitektur und Parallelverarbeitung, Karlsruhe, Germany;Universität Karlsruhe (TH), Institut für Technische Informatik, Lehrstuhl für Rechnerarchitektur und Parallelverarbeitung, Karlsruhe, Germany
Venue:
ARCS'08 Proceedings of the 21st international conference on Architecture of computing systems
Year:
2008

Citing 10
Cited 3

Active pages: a computation model for intelligent memory

Proceedings of the 25th annual international symposium on Computer architecture
Modern Operating Systems

Modern Operating Systems
A Case for Intelligent RAM

IEEE Micro
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
A Distributed Multiple-SIMD Intelligent Memory

ICPP '02 Proceedings of the 2001 International Conference on Parallel Processing
Programming the FlexRAM parallel intelligent memory system

Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming
FlexRAM: Toward an Advanced Intelligent Memory System

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs

Proceedings of the 2004 ACM/IEEE conference on Supercomputing
Towards an artificial hormone system for self-organizing real-time task allocation

SEUS'07 Proceedings of the 5th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
A monitoring infrastructure for the digital on-demand computing organism (dodorg)

IWSOS'06/EuroNGI'06 Proceedings of the First international conference, and Proceedings of the Third international conference on New Trends in Network Architectures and Services conference on Self-Organising Systems

Thread creation for self-aware parallel systems

Facing the multicore-challenge
Thread creation for self-aware parallel systems

Facing the multicore-challenge
Adaptive multiclient network-on-chip memory core: hardware architecture, software abstraction layer, and application exploration

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A major problem considering parallel computing is maintaining memory consistency and coherency, and ensuring ownership and access rights. These problems mainly arise from the fact that memory in parallel and distributed systems is still managed locally, e.g. using a combination of shared-bus- and directory-based approaches. As a result, such setups do not scale well with system size and are especially unsuitable for systems where such centralized management instances cannot or must not be employed. As a potential solution to this problem we present SaM, the Self-aware Memory architecture. By using self-awareness, our approach provides a novel memory architecture concept targeting multimaster systems with special focus on autonomic, self-managing systems. Unlike previous attempts, the approach delivers a holistic, yet scalable and cost-friendly solution to several memory-related problems including maintaining coherency, consistency, and access rights.