Warp: an integrated solution of high-speed parallel computing
Proceedings of the 1988 ACM/IEEE conference on Supercomputing
Architecture and CAD for Deep-Submicron FPGAs
Architecture and CAD for Deep-Submicron FPGAs
A hybrid ASIC and FPGA architecture
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
BEE2: A High-End Reconfigurable Computing System
IEEE Design & Test
Computer
A Scalable FPGA-based Multiprocessor
FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing
FCCM '07 Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
IEEE Transactions on Circuits and Systems for Video Technology
FPGA Architecture: Survey and Challenges
Foundations and Trends in Electronic Design Automation
Diastolic arrays: throughput-driven reconfigurable computing
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Run-time reconfigurability in embedded multiprocessors
ACM SIGARCH Computer Architecture News
How soccer players would do stream joins
Proceedings of the 2011 ACM SIGMOD International Conference on Management of data
Proceedings of the 9th conference on Computing Frontiers
Hierarchical power management for adaptive tightly-coupled processor arrays
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems
Design space exploration for streaming applications on multiprocessors with guaranteed service NoC
Proceedings of the Sixth International Workshop on Network on Chip Architectures
| Hi-index | 0.00 |
Programming MPPAs for complex real-time embedded applications is difficult with conventional multiprogramming models, which usually treat communication and synchronization separately. To ease this burden, this MPPA's architecture is based on the Structural Object Programming Model, which composes strictly encapsulated processing and memory objects in a structure of self-synchronizing channels. Small RISC CPUs and memories execute the objects.