Results of the Verification of a Complex Pipelined Machine Model

Authors:
Jun Sawada;Warren A. Hunt, Jr.
Affiliations:
-;-
Venue:
CHARME '99 Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Year:
1999

Citing 2
Cited 2

Distributed computing: models and methods

Handbook of theoretical computer science (vol. B)
Processor Verification with Precise Exeptions and Speculative Execution

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification

Relating Multi-step and Single-Step Microprocessor Correctness Statements

FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
A Framework for Microprocessor Correctness Statements

CHARME '01 Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods

Quantified Score

Hi-index	0.00

Visualization

Abstract

Using a theorem prover, we have verified a microprocessor design, FM9801. We define our correctness criterion for processors with speculative execution and interrupts. Our verification approach defines an invariant on an intermediate abstraction that records the history of instructions. We verified the invariant first, and then proved the correctness criterion. We found several bugs during the verification process.