High-Level Design of an Asynchronous Packet-Routing Chip

Authors:
Mark B. Josephs;Rudolf H. Mak;Jan Tijmen Udding;Tom Verhoeff;Jelio T. Yantchev
Affiliations:
-;-;-;-;-
Venue:
Proceedings of the Second IFIP WG10.2/WG10.5 Workshop on Designing Correct Circuits
Year:
1992

Citing 0
Cited 3

Formal specification and design of a message router

ACM Transactions on Software Engineering and Methodology (TOSEM)
Low-latency asynchronous FIFO buffers

ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies
High-Performance Asynchronous Pipeline Circuits

ASYNC '96 Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract