Cost-Efficient C-Level Design of an MPEG-4 Video Decoder

Authors:
Kristof Denolf;Peter Vos;Jan Bormans;Ivo Bolsens
Affiliations:
-;-;-;-
Venue:
PATMOS '00 Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation
Year:
2000

Citing 6
Cited 1

System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach

Journal of VLSI Signal Processing Systems - Special issue on future directions in the design and implementations of DSP systems
DirectX, RDX, RSX, and MMX Technology: A Jumpstart Guide to High Performance APIs

DirectX, RDX, RSX, and MMX Technology: A Jumpstart Guide to High Performance APIs
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Applying and Implementing the MPEG-4 Multimedia Standard

IEEE Micro
On Speed Optimization of MPEG-4 Decoder for Real-Time Multimedia Applications

ICCIMA '99 Proceedings of the 3rd International Conference on Computational Intelligence and Multimedia Applications
MPEG-4 Video Decoder Optimization

ICMCS '99 Proceedings of the IEEE International Conference on Multimedia Computing and Systems - Volume 2

ESVD: an integrated energy scalable framework for low-power video decoding systems

EURASIP Journal on Wireless Communications and Networking - Special issue on multimedia communications over next generation wireless networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Advanced multimedia systems intrinsically have a high memory cost, making the design of high performance, low power solutions a real challenge. Rather than spending most effort on implementation platform dependent optimization steps, we advocate a methodology and tool that involve C-level platform independent optimizations. This approach is applied to an MPEG-4 video decoder, leading to high performance, reusable C code. When mapped on (embedded) processors, this allows for lower clock rates, enabling low power realizations.