Communications of the ACM
Synchronous and asynchronous A-D conversion
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power systems on chips (SOCs)
Proceedings of the conference on Design, automation and test in Europe
Asynchronous circuits and systems: a promising design alternative
Proceedings of MIGAS fourth session on Microelectronics for telecommunications : managing high complexity and mobility: managing high complexity and mobility
Optimizing CMOS Implementations of the C-element
ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Analog-to-digital converter survey and analysis
IEEE Journal on Selected Areas in Communications
Hi-index | 0.00 |
This paper presents a new architecture of Analog-to-Digital Converter (ADC) for low-power applications. The converter is a tracking circuit without any global clock, based on an asynchronous design. Samples conversion is only triggered by the analog input signal amplitude variations, hence an irregular sampling of it. System simulations demonstrate that a significative reduction of the circuit activity can be achieved with it. Moreover, such a converter has been designed with 6-bit resolution, using a 0.18-碌m, 1.8-V standard CMOS technology from ST-Microelectronics. Electrical simulations show that, the asynchronous converter has an average power dissipation of only 1.9mW in the worst case, with a sample conversion time of 37.9ns, and an important noise reduction is achieved, compared to its synchronous counterparts.