Operation scheduling in reconfigurable, multifunction pipelines

Authors:
Jack Walicki;John D. Laughlin
Affiliations:
-;-
Venue:
ACM SIGMICRO Newsletter
Year:
1988

Citing 10
Cited 0

A Study of Pipelining in Computing Arrays

IEEE Transactions on Computers
Highly concurrent scalar processing

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Reducing the cost of branches

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
A case study in signal processing microprogramming using the URPR software pipelining technique

MICRO 19 Proceedings of the 19th annual workshop on Microprogramming
The versatility of digital signal processing chips

IEEE Spectrum
The Architecture of Symbolic Computers

The Architecture of Symbolic Computers
Computer Architecture and Parallel Processing

Computer Architecture and Parallel Processing
Horizon: A Retargetable Compiler for Horizontal Microarchitectures

IEEE Transactions on Software Engineering
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing

MICRO 14 Proceedings of the 14th annual workshop on Microprogramming
The reduction of branch instruction execution overhead using structured control flow

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the key issues in the efficient use of pipelines is the problem of pipeline scheduling. An overview of the research in pipeline scheduling is presented. The scheduling problem for multifunction, dynamically reconfigurable pipelines is studied from the point of view of retargetable microcode compilation. A modified greedy strategy using the criterion of the earliest completion time tc is presented with an example.