An Integrated HW and SW Fault Injection Environment for Real-Time Systems

Authors:
Alfredo Benso;Maurizio Rebaudengo;Matteo Sonza Reorda;Pierluigi Civera
Affiliations:
-;-;-;-
Venue:
DFT '98 Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems
Year:
1998

Citing 0
Cited 4

A Comparison Study of the Behavior of Equivalent Algorithms in Fault Injection Experiments in Parallel Superscalar Architectures

SAFECOMP '01 Proceedings of the 20th International Conference on Computer Safety, Reliability and Security
Evaluating the Effectiveness of a Software Fault-Tolerance Technique on RISC- and CISC-Based Architectures

IOLTW '00 Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW)
Software-Based Fault Tolerant Computing

Ubiquity
A probabilistic analysis method for functional qualification under mutation analysis

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a system suited to support the Fault Injection process for microprocessor-based embedded systems. The system exploits a low-cost hardware board to monitor the processor status, to activate the fault injection procedure, and to gather information about the fault-free system behavior required to implement a set of fault collapsing rules. The overall environment allows at-speed fault injection experiments with negligible intrusiveness in the target system, and can therefore be used to efficiently evaluate real-time systems dependability.