Design of Switching Blocks Tolerating Defects/Faults in FPGA Interconnection Resources

Authors:
Abderrahim Doumar;Hideo Ito
Affiliations:
-;-
Venue:
DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Year:
2000

Citing 0
Cited 3

FPGA Architecture: Survey and Challenges

Foundations and Trends in Electronic Design Automation
Robust FPGA resynthesis based on fault-tolerant Boolean matching

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
The route to a defect tolerant LUT through artificial evolution

Genetic Programming and Evolvable Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

Field programmable gate array is mainly composed of the interconnection resources area. Related defects/faults are therefore more probable than defects/faults in other regions of the chip. In this paper, we propose a new approach tolerating defects/faults in interconnection resources. This approach is based on the modification of the switching block structure so that defects/faults could be avoided. Defects/faults are avoided with only an average of 3% delay overhead and partial modification of the original data. The yield is significantly improved comparing with actual chips. The area overhead is required in this approach. However, it is proved that it is reasonable comparing with other approaches.