Evolving hardware with genetic learning: a first step towards building a Darwin machine
Proceedings of the second international conference on From animals to animats 2 : simulation of adaptive behavior: simulation of adaptive behavior
ICES '00 Proceedings of the Third International Conference on Evolvable Systems: From Biology to Hardware
Proceedings of the European Conference on Genetic Programming
A CMOS Fault Tolerant Architecture for Swith-Level Faults
Proceedings of the The IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Design of Switching Blocks Tolerating Defects/Faults in FPGA Interconnection Resources
DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
IOLTS '04 Proceedings of the International On-Line Testing Symposium, 10th IEEE
New Generation of Predictive Technology Model for Sub-45nm Design Exploration
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Defect tolerance at the end of the roadmap
Nano, quantum and molecular computing
Evolved fault tolerance in evolvable hardware
CEC '02 Proceedings of the Evolutionary Computation on 2002. CEC '02. Proceedings of the 2002 Congress - Volume 02
Evolving Redundant Structures for Reliable Circuits - Lessons Learned
AHS '07 Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems
Defect Tolerance Inspired by Artificial Evolution
ISVLSI '08 Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI
The use of triple-modular redundancy to improve computer reliability
IBM Journal of Research and Development
Optimising variability tolerant standard cell libraries
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Consensus-Based evaluation for fault isolation and on-line evolutionary regeneration
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
The evolution of standard cell libraries for future technology nodes
Genetic Programming and Evolvable Machines
| Hi-index | 0.00 |
Evolutionary techniques may be applied to search for specific structures or functions, as specified in the fitness function. This paper addresses the challenge of finding an appropriate fitness function when searching for generic rather than specific structures which, when combined wiacteristic of defect tolerance on the circuit. Production defects for integrated circuits are expected to increase considerably. To avoid a corresponding drop in yield, improved defect tolerance solutions are needed. In the case of Field Programmable Gate Arrays (FPGAs), the pre-designed gate array provides a bridge between production and the application designers. Thus, introduction of defect tolerant techniques to the FPGA itself could provide a defect free gate array to the application designer, despite production defects. The search for defect tolerance presented herein is directed at finding defect tolerant structures for an important building block of FPGAs: Look-Up Tables (LUTs). Two key approaches are presented: (1) applying evolved generic building blocks to a traditional LUT design and (2) evolving the LUT design directly. The results highlight the fact that evolved generic defect tolerant structures can contribute to highly reliable circuit designs at the expense of area usage. Further, they show that applying such a technique, rather than direct evolution, has benefits with respect to evolvability of larger circuits, again at the expense of area usage.