A combinatorial group testing method for FPGA fault location
ACST'06 Proceedings of the 2nd IASTED international conference on Advances in computer science and technology
Software Engineering for Ensembles
Software-Intensive Systems and New Computing Paradigms
Autonomic fault-handling and refurbishment using throughput-driven assessment
Applied Soft Computing
Progress in autonomous fault recovery of field programmable gate arrays
ACM Computing Surveys (CSUR)
The route to a defect tolerant LUT through artificial evolution
Genetic Programming and Evolvable Machines
Consensus-Based evaluation for fault isolation and on-line evolutionary regeneration
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Self-healing reconfigurable logic using autonomous group testing
Microprocessors & Microsystems
Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms
Journal of Electronic Testing: Theory and Applications
Hi-index | 0.00 |
In this paper, we propose a novel on-chip circuit to measurethe jitter present at the output of Phase-Locked-Loops(PLLs) used for synthesizing a clock with equal or higherfrequency than the input clock.This measure is performedat every period of the ...