Some remarks on logical design and programming checks
AIEE-IRE '53 (Eastern) Papers and discussions presented at the Dec. 8-10, 1953, eastern joint AIEE-IRE computer conference: information processing systems---reliability and requirements
A Methodical Approach to Analyzing and Synthesizing a Self-Repairing Computer
IEEE Transactions on Computers
Switch Complexity in Systems with Hybrid Redundancy
IEEE Transactions on Computers
An Iterative Cell Switch Design for Hybrid Redundancy
IEEE Transactions on Computers
Shared Logic Realizations of Dynamically Self-Checked and Fault-Tolerant Logic
IEEE Transactions on Computers
Transient Failures in Triple Modular Redundancy Systems with Sequential Modules
IEEE Transactions on Computers
Synchronization and Matching in Redundant Systems
IEEE Transactions on Computers
A Highly Efficient Redundancy Scheme: Self-Purging Redundancy
IEEE Transactions on Computers
Adaptive Universal Fault-Tolerant Logic Networks
IEEE Transactions on Computers
IPR: in-place reconfiguration for FPGA fault tolerance?
Proceedings of the 2009 International Conference on Computer-Aided Design
OPODIS '09 Proceedings of the 13th International Conference on Principles of Distributed Systems
Computer Networks: The International Journal of Computer and Telecommunications Networking
Proceedings of the Conference on Design, Automation and Test in Europe
Vision for cross-layer optimization to address the dual challenges of energy and reliability
Proceedings of the Conference on Design, Automation and Test in Europe
Design techniques for cross-layer resilience
Proceedings of the Conference on Design, Automation and Test in Europe
Time for verification
Design, Modeling, and Evaluation of a Scalable Multi-level Checkpointing System
Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Design of fault-tolerant computers
FTCS'95 Proceedings of the Twenty-Fifth international conference on Fault-tolerant computing
Fault-tolerant resynthesis with dual-output LUTs
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Automating configuration troubleshooting with dynamic information flow analysis
OSDI'10 Proceedings of the 9th USENIX conference on Operating systems design and implementation
Autonomic fault-handling and refurbishment using throughput-driven assessment
Applied Soft Computing
Patterns for refinement automation
FMCO'09 Proceedings of the 8th international conference on Formal methods for components and objects
SETmap: a soft error tolerant mapping algorithm for FPGA designs with low power
Proceedings of the 16th Asia and South Pacific Design Automation Conference
On the exploitation of narrow-width values for improving register file reliability
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Progress in autonomous fault recovery of field programmable gate arrays
ACM Computing Surveys (CSUR)
Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration
NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
The route to a defect tolerant LUT through artificial evolution
Genetic Programming and Evolvable Machines
Detecting and surviving data races using complementary schedules
SOSP '11 Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles
Theoretical Computer Science
In-place decomposition for robustness in FPGA
Proceedings of the International Conference on Computer-Aided Design
Fault Resilient Real-Time Design for NoC Architectures
ICCPS '12 Proceedings of the 2012 IEEE/ACM Third International Conference on Cyber-Physical Systems
Development of Electronic Architectures for Safety-Related Functions
Software—Practice & Experience
Design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures
Microelectronics Journal
Proceedings of the Conference on Design, Automation and Test in Europe
Exploiting replicated checkpoints for soft error detection and correction
Proceedings of the Conference on Design, Automation and Test in Europe
A new paradigm for trading off yield, area and performance to enhance performance per wafer
Proceedings of the Conference on Design, Automation and Test in Europe
Addressing network-on-chip router transient errors with inherent information redundancy
ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Towards trustworthy medical devices and body area networks
Proceedings of the 50th Annual Design Automation Conference
Reliable on-chip systems in the nano-era: lessons learnt and future trends
Proceedings of the 50th Annual Design Automation Conference
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Journal of Supercomputing
Improving the fault resilience of an H.264 decoder using static analysis methods
ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10
The influence of implementation type on dependability parameters
Microprocessors & Microsystems
Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes
Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
An infrastructure for accurate characterization of single-event transients in digital circuits
Microprocessors & Microsystems
| Hi-index | 0.03 |
One of the proposed techniques for meeting the severe reliability requirements inherent in certain future computer applications is described. This technique involves the use of triple-modular redundancy, which is essentially the use of the two-out-of-three votingc oncept at a low level. Effects of imperfect voting circuitry and of various interconnections logical elements are assessed. A hypothetical triple-modular redundant computer is subjected to a Monte Carlo program on the IBM 704, which simulates component failures. Reliability is thereby determined and compared with reliability obtained by analytical calculations based on simplifying assumptions.