Exploiting regularity for low-power design
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
A bandwidth-efficient architecture for media processing
MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Billion-Transistor Architectures
Computer
Energy Management for Dynamically Reconfigurable Heterogeneous Mobile Systems
IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Dynamic Reconfiguration in Mobile Systems
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
| Hi-index | 0.00 |
This position paper discusses reconfigurability issues in low-power hand-held multimedia systems. A reconfigurable systems-architecture is introduced, with a focus on a Field Programmable Function Array (FPFA). Application domain specific algorithms determine the granularity of FPFA processor tiles. Several algorithms are discussed and mapped onto a FPFA processor tile.