Implementing the Discrete Cosine Transform Using the Xilinx Virtex FPGA

Authors:
Trevor W. Fox;Laurence E. Turner
Affiliations:
-;-
Venue:
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Year:
2002

Citing 5
Cited 0

Introduction to data compression (2nd ed.)

Introduction to data compression (2nd ed.)
Heuristic datapath allocation for multiple wordlength systems

Proceedings of the conference on Design, automation and test in Europe
The Theory of Discrete Lagrange Multipliers for Nonlinear Discrete Optimization

CP '99 Proceedings of the 5th International Conference on Principles and Practice of Constraint Programming
Simulation-based word-length optimization method for fixed-pointdigital signal processing systems

IEEE Transactions on Signal Processing
Fast multiplierless approximations of the DCT with the liftingscheme

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

A method for the design of low-cost near-exact Discrete Cosine Transform (DCT) approximations on the Xilinx Virtex FPGA is presented. This method can be used to control the coding gain, Mean Square Error (MSE), quantization noise, hardware cost, and power consumption of the DCT approximation. The Xilinx Place-And-Route (PAR) process and XPWR are used to gauge the hardware cost and the power consumption respectively. It is shown that it is possible to generate FPGA based DCT approximations with near optimal coding gains that meet the Mean Square Error (MSE), hardware cost, quantization noise, and power consumption requirements.