Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler

Authors:
David Judd;Katherine A. Yelick;Christoforos E. Kozyrakis;David Martin;David A. Patterson
Affiliations:
-;-;-;-;-
Venue:
IMS '00 Revised Papers from the Second International Workshop on Intelligent Memory Systems
Year:
2000

Citing 9
Cited 1

The energy efficiency of IRAM architectures

Proceedings of the 24th annual international symposium on Computer architecture
Simple vector microprocessors for multimedia applications

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
LAPACK Users' guide (third ed.)

LAPACK Users' guide (third ed.)
Bidwidth analysis with application to silicon compilation

PLDI '00 Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation
MMX Technology Extension to the Intel Architecture

IEEE Micro
A Case for Intelligent RAM

IEEE Micro
The Hierarchical Multi-Bank DRAM: A High-Performance Architecture for Memory Integrated with Processors

ARVLSI '97 Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97)
An Architectural Performance Study of the Fast Fourier Transform on

An Architectural Performance Study of the Fast Fourier Transform on
A Media-Enhanced Vector Architecture for Embedded Memory Systems

A Media-Enhanced Vector Architecture for Embedded Memory Systems

Critical Block Scheduling: A Thread-Level Parallelizing Mechanism for a Heterogeneous Chip Multiprocessor Architecture

Languages and Compilers for Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many architectural ideas that appear to be useful from a hardware standpoint fail to achieve wide acceptance due to lack of compiler support. In this paper we explore the design of the VIRAM architecture from the perspective of compiler writers, describing some of the code generation problems that arise in VIRAM and their solutions in the VIRAM compiler. VIRAM is a single chip system designed primarily for multimedia. It combines vector processing with mixed logic and DRAM to achieve high performance with relatively low energy, area, and design complexity. The paper focuses on two aspects of the VIRAM compiler and architecture. The first problem is to take advantage of the on-chip bandwidth for memory-intensive applications, including those with non-contiguous or unpredictable memory access patterns. The second problem is to support that kinds of narrow data types that arise in media processing, including processing of 8 and 16-bit data.