A Study of Theoretical Issues in the Synthesis of Delay Fault Testability Circuits
IEEE Transactions on Computers
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
VLSID '95 Proceedings of the 8th International Conference on VLSI Design
9.3 Improving Path Delay Fault Testability by Path Removal
VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
| Hi-index | 0.01 |