A Test Generation Method for Sequential Circuits Based on Maximum Utilization of Internal States

Authors:
Toshinobu Ono;Masaaki Yoshida
Affiliations:
-;-
Venue:
Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner
Year:
1991

Citing 0
Cited 3

Freeze!: a new approach for testing sequential circuits

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
MOSAIC: A Multiple-Strategy Oriented Sequential ATPG for Integrated Circuits

EDTC '97 Proceedings of the 1997 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract