Stephen K. Sunter
-
Challenges and directions for testing IC
Integration, the VLSI Journal
A high-precision on-chip path delay measurement architecture
IEEE Transactions on Very Large Scale Integration (VLSI) Systems