At-speed boundary-scan interconnect testing in a board with multiple system clocks
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Dynamic thermal clock skew compensation using tunable delay buffers
Proceedings of the 2006 international symposium on Low power electronics and design
Dynamic thermal clock skew compensation using tunable delay buffers
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hi-index | 0.01 |