A Test-Clock Reduction Method for Scan-Designed Circuits

Authors:
Jau-Shien Chang;Chen-Shang Lin
Affiliations:
-;-
Venue:
Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years
Year:
1994

Citing 0
Cited 2

Test sequence compaction by reduced scan shift and retiming

ATS '95 Proceedings of the 4th Asian Test Symposium
Reducing test application time, test data volume and test power through Virtual Chain Partition

Integration, the VLSI Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract