On the Propagation of Faults and Their Detection in a Hardware Implementation of the Advanced Encryption Standard

Authors:
Guido Bertoni;Luca Breveglieri;Israel Koren;Paolo Maistri;Vincenzo Piuri
Affiliations:
-;-;-;-;-
Venue:
ASAP '02 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
Year:
2002

Citing 0
Cited 4

Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard

IEEE Transactions on Computers
Tamper Proofing by Design Using Generalized Involution-Based Concurrent Error Detection for Involutional Substitution Permutation and Feistel Networks

IEEE Transactions on Computers
Sequential Circuit Design for Embedded Cryptographic Applications Resilient to Adversarial Faults

IEEE Transactions on Computers
Cryptographic key reliable lifetimes: bounding the risk of key exposure in the presence of faults

FDTC'06 Proceedings of the Third international conference on Fault Diagnosis and Tolerance in Cryptography

Quantified Score

Hi-index	0.01

Visualization

Abstract

High reliability is a desirable property of any implementation of the Advanced Encryption Standard. To achieve high reliability all possible faults must be detected to avoid the use and transmission of erroneous encrypted/decrypted data. In this paper we first study the behavior of faults which may occur during the encryption and decryption procedures of AES, and the way such faults eventually propogate to the final result. We then describe an appropriate detection technique for these faults.This work extends our preliminary results [1] by considering more general fault models (e.g., Permanent and multiple transient faults), and the possibility of fault masking.