Principles of CMOS VLSI design: a systems perspective
Principles of CMOS VLSI design: a systems perspective
The connection machine
Complexity-effective superscalar processors
Proceedings of the 24th annual international symposium on Computer architecture
Digital Camera System on a Chip
IEEE Micro
Real-Time Image Processing on a Focal Plane SIMD Array
Proceedings of the 11 IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing
SIMPil: an OE integrated SIMD architecture for focal plane processing applications
MPPOI '96 Proceedings of the 3rd Conference on Massively Parallel Processing Using Optical Interconnections
Design of a Massively Parallel Processor
IEEE Transactions on Computers
Efficiency Analysis for a Mixed-Signal Focal Plane Processing Architecture
Journal of VLSI Signal Processing Systems
| Hi-index | 0.00 |
Gigascale Integration (GSI) enables a new generation of monolithic focal plane processing systems built with billion-transistor chips. As this technology matures, fundamental technology limitations on wire interconnects and power dissipation will become the performance bottleneck. This paper presents system performance projections for GSI technologies under these constraints. Architectural models and workload characterization are integrated to identify viable future system implementations. The SIMD Pixel processor (SIMPil) is selected as the architecture for evaluation, and an image processing application suite is programmed to characterize the workload. Projections for SIMPil systems show that over three orders of magnitude improvement is achievable by 2012 in both system throughput and image resolution. System power consumption is contained below 50 Watts for a 52,900 processor system in 50 nm technology. The SIMPil architecture design space is explored, and opportunities for more aggressive designs within power density limits are examined.