A Fault-Tolerant FPGA-based Multi-Stage Interconnection Network for Space Applications

Authors:
Monica Alderighi;Fabio Casini;Sergio D'Angelo;Davide Salvi;Giacomo R. Sechi
Affiliations:
-;-;-;-;-
Venue:
DELTA '02 Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)
Year:
2002

Citing 0
Cited 5

A parallel algorithm, architecture and FPGA realization for landmark determination and map construction in a planar unknown environment

Parallel Computing
MLMIN: A multicore processor and parallel computer network topology for multicast

Computers and Operations Research
Chip Multiprocessor Traffic Models Providing Consistent Multicast and Spatial Distributions

Simulation
Comparison of network-on-chip topologies for multicore systems considering multicast and local traffic

Proceedings of the 2nd International Conference on Simulation Tools and Techniques
Formal models for multicast traffic in network on chip architectures with compositional high-level Petri nets

ICATPN'07 Proceedings of the 28th international conference on Applications and theory of Petri nets and other models of concurrency

Quantified Score

Hi-index	0.00

Visualization

Abstract

Current space applications are pushing for improved on-board processing abilities, in terms of higher computing power, flexibility and fault-resistance, in order to keep up with the huge amount of collected scientific data. Multiprocessor systems seem a viable solution to match these requisites. In particular, systems employing Multistage Interconnection Networks (MINs) offer the advantage of an effective resource allocation, depending on variable workloads and occurrence of faults. The paper presents a fault-tolerant interconnection mechanism, based on redundant MIN, for multi-sensor systems. The proposed system is implemented by means of Field Programmable Gate Arrays (FPGAs) and allows a flexible re-organization of computing resources in dependence of varying operating conditions. Fault-tolerance is achieved both by exploiting the MIN intrinsic redundancy and by using an efficient FPGA re-configuration technique.