Compiling ATR Probing Codes for Execution on FPGA Hardware

Authors:
W. Böhm;R. Beveridge;B. Draper;C. Ross;M. Chawathe;W. Najjar
Affiliations:
-;-;-;-;-;-
Venue:
FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2002

Citing 0
Cited 5

High-Level Language Abstraction for Reconfigurable Computing

Computer
A quantitative analysis of the speedup factors of FPGAs over processors

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Compile-time area estimation for LUT-based FPGAs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Intelligent Decoupled SAC-SVD Method in Color Space Transformation of Computer Vision

IEA/AIE '09 Proceedings of the 22nd International Conference on Industrial, Engineering and Other Applications of Applied Intelligent Systems: Next-Generation Applied Intelligence
Nominal decomposition of colour space transformation for the computer system for the reconfigurable computing and SA-C programming

International Journal of Computer Applications in Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the implementation of an automatic target recognition (ATR) Probing algorithm on a reconfigurable system, using the SA-C programming language and optimizing compiler. The reconfigurable system is 800 times faster than a comparable Pentium running a C implementation of the same probing task The reasons for this are analyzed.