A Low-Complexity Parallel System of Gracious, Scalable Performance Case Study forNear PetaFLOPS Computing

Network and processor architecture for message-driven computers

VLSI and parallel computation

The Stanford Dash Multiprocessor

Computer

RH: A Versatile Family of Reduced Hypercube Interconnection Networks

IEEE Transactions on Parallel and Distributed Systems

Software versus hardware shared-memory implementation: a case study

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture

Data broadcasting and reduction, prefix computation, and sorting on reduced hypercube parallel computers

Parallel Computing

Optimal communication primitives on the generalized hypercube network

Journal of Parallel and Distributed Computing

Communication Structures for Large Networks of Microcomputers

IEEE Transactions on Computers

Generalized Hypercube and Hyperbus Structures for a Computer Network

IEEE Transactions on Computers

The Indirect Binary n-Cube Microprocessor Array

IEEE Transactions on Computers

Concurrent VLSI Architectures

IEEE Transactions on Computers